Thomas E. Osborne [72] Inventor San Francisco, Calif. 827,795 [21] Appl. No. [22] Filed May 26, 1969 [45] Patented Nov. 23, 1971 [73] Assignee **Hewlett-Packard Company** Palo Alto, Calif. Original application June 23, 1966, Ser. No. 559,887, now Patent No. 3,566,160. dated Feb. 23, 1971. Divided and this application May 26, 1969, Ser. No. 827,795

[54] CALCULATOR EMPLOYING MULTIPLE REGISTERS AND FEEDBACK PATHS FOR FLEXIBLE SUBROUTINE CONTROL 29 Claims, 40 Drawing Figs.


[52]	U.S. Cl	340/172.5
[51]	Int. Cl.	G06f 9/16
[50]	Field of Search	340/172.5;
		235/157

[56]		References Cited				
UNITED STATES PATENTS						
3,094,610	6/1963	Humphrey, Jr. et al	340/172.5 X			
3,153,225	10/1964	Merner et al	340/172.5			
3,268,872	8/1966	Kimlinger	340/172.5			
3,302,183	1/1967	Bennett et al	340/172.5			
3,341,819	9/1967	Emerson	340/172.5			
3,355,714	11/1967	Culler	340/172.5			
3,366,929	1/1968	Mullery et al	340/172.5			


Primary Examiner—Gareth D. Shaw Assistant Examiner—Sydney R. Chirlin Attorney—Roland I. Griffin

ABSTRACT: Internal control and subroutine logic transfers


data between a keyboard input, a random access memory, and a plurality of flip-flop registers to perform arithmetic operations and transfers the results of these operations to a cathoderay tube output display. The flip-flop registers include a program register comprising a set of primary flip-flops for designating a subroutine to be performed and a set of secondary flip-flops for sequentially designating a group of one or more instructions to be executed in each state of the designated subroutine. The primary and secondary flip-flops are controlled by multiple feedback paths. Power switching is employed in the internal control and subroutine logic so that the subroutines and instructions are supplied with power only when they are to be executed. The flip-flop registers also include a memory access register for receiving information read from and to be written into the random access memory. When a random access memory cycle is required, it is automatically interposed between the otherwise regularly recurring logic cycles by the internal control and subroutine logic. Separate logic circuits are provided for enabling the state of the secondary flip-flops to be directly transferred to the memory access register and vice versa so that encoded transfer vectors may be stored in the random access memory and subsequently decoded by the internal control and subroutine logic to permit unrestricted subroutine returns. In the keyboard input two power supply returns are employed to define one bit of the keyboard encoder. The random access memory is partitioned into one portion addressed by a single bit in an address register and into another, larger portion addressed by the remaining bits in the address register. Each flip-flop of the machine is a J-K flip-flop provided with an adjustable threshold for noise immunity and with a high internal gain on the J-K inputs. In the cathode-ray tube output display, a recurring pattern generated by integration in only two directions is selectively blanked to display the results of the operations performed by the calculator. A tester may be connected to the machine for allowing all subroutines to be operated in a single step mode. The tester is provided with switches for initializing any internal state of the machine or stopping normal execution under any prescribed conditions and with apparatus for accessing the random access memory.




SHEET 01 OF 31




SHEET 02 OF 31



SHEET 03 OF 31



SHEET 04 OF 31




MULTIPLICATION


FIG. 4

INVENTOR.
THOMAS E. OSBORNE

SHEET 05 OF 31




SHEET OF OF 31




NORMALIZATION
FIG. 6

INVENTOR.
THOMAS E. OSBORNE


SHEET 07 OF 31



SHEET 08 OF 31




SHEET 09 OF 31




THOMAS E. OSBORNE

SHEET 10 OF 31



KARNAUGH MAP OF CHARACTER ENCODING
FIG. 11




KARNAUGH MAP OF WORD ENCODING

FIG_ 10

THOMAS E. OSBORNE


SHEET 11 OF 31



CONTROL LOGIC
FIG_12

INVENTOR.
THOMAS E. OSBORNE


SHEET 12 OF 31




5 0000

FIG_ 13


SHEET 13 OF 31




SHEET 14 OF 31




SHEET 15 OF 31



SHEET 16 OF 31




SHEET 17 OF 31




SUBROUTINE SHIFT SOIOI
FIG. 18

FIG-19


SHEET 18 OF 31



SHEET 19 OF 31




SHEET 20 OF 31




SUBROUTINE ENTER DIGIT


FIG _ 22

SHEET 21 OF 31







SHEET 23 OF 31




SHEET 24 OF 31



SHEET 25 OF 31



SHEET 26 OF 31



SHEET 27 OF 31






FIG. 30


SHEET 28 OF 31



LEFT DEFLECTION CIRCUIT
FIG. 32




DOWN DEFLECTION CIRCUIT
FIG. 33




RIGHT DEFLECTION CIRCUIT
FIG. 34

INVENTOR.
THOMAS E. OSBORNE

SHEET 29 OF 31



BIASING CIRCUITS - 3RPI



FIG_36






FIG-37

SHEET 30 OF 31



SHEET 31 OF 31



CALCULATOR EMPLOYING MULTIPLE REGISTERS AND FEEDBACK PATHS FOR FLEXIBLE SUBROUTINE CONTROL

CROSS-REFERENCE TO RELATED APPLICATION

This is a divisional application of U.S. Pat. Application Ser. No. 559,887 filed on June 23, 1966, by Thomas E. Osborne and issued on Feb. 23, 1971, as U.S. Pat. No. 3,566,160 entitled SIMPLIFIED RACE-PREVENTING FLIP-FLOP HAV-ING A SELECTABLE NOISE IMMUNITY THRESHOLD.

This invention relates to an electronic desk top calculator and to certain subcombinations therein which are useful in electronic top desk calculators and larger calculators of the data processing computer type.

One form of electronic desk top calculator is illustrated and described in detail herein. This calculator is provided with subroutines for performing the standard arithmetic operations of addition, subtraction, multiplication, division, exponential functions, and cumulative operations involving these specific 20 operations and is readily adapted for performing additional operations. The calculator includes a keyboard for entering data, a random access memory for storing data, an output display for indicating the results of calculations performed by the calculator, apparatus including a plurality of flip-flops for con- 25 displayed from the trace pattern of FIG. 30; trolling the operation of the calculator, and a multiterminal connector including a plurality of electrical conductors electrically connected to the outputs of a majority of these flipflops. A tester for use with this calculator is also illustrated and described in detail herein. As will be apparent hereafter, the 30 principles of the invention may be employed in calculators other than the specific electronic desk top calculator illustrated herein.

The objects and advantages of the invention will be apparent from the following description of an electronic top 35 desk calculator and a tester for use therewith read in conjunction with the attached drawings in which:

FIG. 1 is a diagram illustrating the manner in which the calculator operates in response to operand (digit entry) keys;

FIG. 2 is a diagram illustrating the manner in which the calculator operates in response to control operator keys;

FIG. 3 is a diagram illustrating the manner in which the calculator operates in response to arithmetic operator keys;

FIG. 4 is a diagram illustrating the manner in which the calculator operates in response to the multiplication key;

FIG. 5 is a diagram illustrating the manner in which the calculator operates in response to the divide key;

FIG. 6 is a diagram illustrating the manner in which the calculator normalizes numbers;

FIG. 7 is a diagram illustrating the manner in which the cal-

culator operates in the response to the accumulate keys; FIG. 8 is a block diagram of the electronic circuits employed in the calculator;

FIG. 9 is a schematic diagram of typical circuits employed 55 in the calculator to execute logic functions by power switching:

FIG. 10 is a Karnaugh map illustrating the memory addressing arrangement employed for addressing each word in the core memory of the calculator;

FIG. 11 is a Karnaugh map illustrating the memory addressing arrangement employed for addressing individual characters within each word in the core memory of the calculator:

calculator:

FIG. 13 is a detailed flow chart of the accumulate subroutine:

FIG. 14 is a detailed flow chart of the multiply subroutine;

FIG. 15 is a detailed flow chart of the sum subroutine;

FIG. 16 is a detailed flow chart of the add subroutine;

FIG. 17 is a detailed flow chart of the normalize subroutine;

FIG. 18 is a detailed flow chart of the shift subroutine;

FIG. 19 is a detailed flow chart of the complement subroutine;

FIG. 20 is a detailed flow chart of the exponent update subroutine:

FIG. 21 is a detailed flow chart of the divide subroutine;

FIG. 22 is a detailed flow chart of the enter digit subroutine;

FIG. 23 is a detailed flow chart of the display subroutine; FIG. 24 is a detailed flow chart of the subroutine used for determining arithmetic operators;

FIG. 25 is a detailed flow chart of the subroutine used for determining the state of the machine;

FIG. 26 is a detailed flow chart of the MBB subroutine used for miscellaneous matters;

FIG. 27 is a detailed flow chart of the subroutine used for determining the position of entered digits;

FIG. 28 is a detailed flow chart of the subroutine used for updating exponents and initiating the first portion of the division process:

FIG. 29 is a schematic diagram of one of the flip-flop circuits used in the calculator;

FIG. 29' is a waveform diagram illustrating the flip-flop circuit of FIG. 29;

FIG. 30 is a diagram of the trace pattern on the output cathode-ray tube of the calculator;

FIG. 31 is a diagram illustrating how decimal numbers are

FIG. 32 is a schematic diagram of the left deflection circuit for the cathode-ray tube;

FIG. 33 is a schematic diagram of the down deflection circuit for the cathode ray tube;

FIG. 34 is a schematic diagram of the right deflection circuit for the cathode-ray tube;

FIG. 35 is a schematic diagram of the biasing circuits for the cathode-ray tube;

FIG. 36 is a schematic diagram of the clock source used in the calculator;

FIG. 37 is a waveform diagram illustrating the operation of the clock source of FIG. 36;

FIG. 38 is a diagram of the keyboard encoder employed in the calculator; and,

FIG. 39 is a schematic diagram of a removable tester used to test and service the calculator.

GENERAL OPERATION

The machine illustrated in the attached drawings can be divided into three logical sections - an input section, an output section, and a processor.

The input section consists of a manually operated keyboard containing 23 data keys and a diode encoding matrix to generate a unique five-bit code when each key is operated.

The output section consists of a cathode-ray tube (CRT) and the associated circuitry necessary to display the contents of two registers contained within the processor. The contents of the two registers are displayed as two lines of decimal numerals with the two lines arranged in upper and lower positions. The register occupying the lower position on the CRT is the keyboard, or KBD, register. It displays the current numeric input data. The contents of KBD are not altered, except for a sign change under circumstances to be described later, when arithmetic operations are executed. The upper position of the CRT display contains the contents of the answer, or ANS, register. ANS always contains the answer to the last arithmetic term processed. Each of the ANS and KBD registers is stored FIG. 12 is a detailed flow chart of the control logic of the 65 in memory and displayed on the CRT as a 10-decimal digit number (hereafter called the mantissa) having a decimal point located between the most significant and second most significant digits. The mantissa is followed by two decimal digits, called the characteristic, which locate the true decimal point 70 of the number relative to the normalized position it occupies in the mantissa. For example, the number 0.0125 is displayed as 1.250000000 -02. Thus, the smallest positive number which can be displayed is 1.000000000×10-99. The largest positive and negative numbers which can be displayed are 75 ±9.999999999γτ10⁸⁰.

6.020000000 02 6.020000000 23

The processor contains logical elements common to digital computers, i.e., flip-flops, gates, etc., a random access core memory, and means for receiving information from the input section and sending signals to the output display section.

With this general background, the operating characteristics, 5 i.e., response to input data, can be described. Input data is grouped into two distinct categories, namely operands and operators. The operands consist of the decimal digit entries zero through nine. The operators are divided into two subgroups, namely control operators and arithmetic operators. 10 The control operators are defined as ERR (error), EXP (exponent), ANS (answer), CHS (change sign), MEM (memory), STO (store), KBD (keyboard) and DEC (decimal point). The arithmetic operators are ACC 0(accumulate 0), ACC +(accumulate +), ACC-(accumulate -), ×(multiply), and 15 + (divide)

The ERR control operator clears the keyboard to normal zero, e.g., a zero mantissa with a zero characteristic.

When an operand digit entry follows an arithmetic operator or an ERR, ANS, or KBD control operator, the processor 20 recognizes the operand as the most significant digit of a new data entry, clears the mantissa and characteristic of KBD to zero, and enters the operand into the KBD register as the most significant digit of the mantissa. The processor will not enter a 25 sent to the auxiliary storage register defined by the operand, digit into the second most significant position of the mantissa until a nonzero digit operand entry is placed in the most significant position of the mantissa.

The DEC (decimal point) control operator provides sufficient information to the processor to determine the proper digits and sign of the characteristic. Thus, each digit entry operator after the first not only enters the digit in the KBD mantissa, but also increments the KBD characteristic until the decimal point control operator is operated. For instance, the number 632.14 is entered in KBD by six key operations as fol-

CRT DISPLAY OF KBD
0.000000000 00
6.00000000 00
6.30000000 01
6.32000000 02
6.320000000 02
6.321000000 02
6.321400000 02

When a decimal point entry follows an arithmetic operator, or an ERR, ANS, or KBD control operator, the processor recognizes the decimal point as the first entry of a forthcoming operand and clears the KBD register to zero. A decimal point control operator is not required when entering integers. When the initial key of an operand is the decimal point, successive operand keys decrement the characteristic of KBD until a nonzero number has been entered in the most significant position of the KBD mantissa.

The EXP control operator informs the processor that the characteristic of the KBD register is to be changed. The processor responds by clearing the characteristic of the KBD register to zero. When operand digit entries follow the EXP control operator, they enter (modulo 100) into the characteristic of the KBD register. The EXP feature allows the characteristic of an operand to be altered without changing the mantissa. It also allows the user to enter operands with large negative or positive exponents without inserting leading or trailing zeros. For example, Avogadro's number (6.02×102 3) can be entered into the KBD register by six key operations as follows:

KEY OPERATIONS	CRT DISPLAY OF KBD	
6	6.00000000 00	
0	6.00000000 01	
2	6.02000000 02	
EXP	6.020000000 00	

The CHS control operator changes the mantissa sign unless the preceding control operator was an EXP in which case the characteristic sign is changed. Additional CHS control operators cause repeated sign changes. When the CHS control operator follows an arithmetic operator or an ERR, ANS, or KBD control operator, the sign of the KBD register is changed as stated above. However, if an operand digit entry or a decimal point follows the CHS control operator, the processor recognizes the CHS control operator as a signal implying that a new negative mantissa is going to be entered into the KBD register. The processor responds by affixing a negative sign to the mantissa when the decimal point control operator or the first operand digit is received. In other words, the negative sign may be affixed to the mantissa of KBD entry prior to entering the first digit of the mantissa, or at any time following the entry of the first digit of the mantissa.

An operand entry is also used to define auxiliary storage registers within the processor. When an operand entry follows a STO control operator, the contents of the ANS register are e.g., STO followed by 4 results in the contents of AND being sent to auxiliary storage register number 4. When a MEM control operator is followed by an operand entry, the contents of the auxiliary storage register defined by the operand digit are transferred into the KBD register. The contents of the source register remain unaltered in either process.

The ANS control operator transfers the contents of the ANS register into the KBD register. The contents of the ANS register remain unaltered by this process. This allows answers 35 of previous arithmetic terms to be used as factors of new terms.

The KBD control operator provides a new user with continuity in performing arithmetic operations. It is used to simulate a transfer of the contents of the KBD register into the 40 KBD register. The usefulness of this operator is discussed later in the detailed description of FIG. 2.

When the arithmetic operator preceding an ACC 0 arithmetic operator was an ACC 0, ACC +, or ACC -, the contents of the ANS register are set to normal zero, and the 45 contents of the KBD register are algebraically added to the contents of the ANS register. In effect, the contents of the KBD register are transferred into the ANS register.

When the arithmetic operator preceding an ACC + arithmetic operator was an ACC 0, ACC +, or ACC -, the contents of the KBD register are algebraically added to the contents of the ANS register. The sum appears in the ANS register and the contents of the KBD register are unchanged.

When the arithmetic operator preceding an ACC arithmetic operator was an ACC 0, ACC -, or ACC +, the sign of the KBD register is changed and the new contents of the KBD register are algebraically added to the contents of the ANS register. The sign of the KBD register is changed by the process. Note that if a second ACC - arithmetic operator is executed, the original contents of ANS and KBD will be reestablished. Thus, it is possible to restore the contents of the ANS register by executing two consecutive ACC - arithmetic operators.

When the arithmetic operator preceding a × arithmetic 65 operator is an ACC 0, ACC -, or ACC +, the processor defines the contents of the KBD register as the multiplicand of a forthcoming product. As explained below, the contents of KBD are defined as the multiplicand by transferring the contents of KBD to a third register called the working register 70 (WRK) without changing the contents of KBD.

When the arithmetic operator preceding a × arithmetic operator is a x, the processor algebraically multiplies the previously defined multiplicand times the contents of the KBD register and identifies the product as the multiplicand of the 75 forthcoming product.

6

When the arithmetic operator preceding a arithmetic operator is an ACC 0, ACC -, or ACC +, the processor defines the contents of the KBD register as a dividend of a forthcoming division.

When the arithmetic operator preceding a arithmetic 5 operator is a ×, the processor algebraically multiplies the contents of the KBD register times the previously defined multiplicand and defines the product as the dividend of the forthcoming division.

When the arithmetic operator preceding a arithmetic looperator is a, the processor algebraically divides the previously defined dividend by the contents of the KBD register and identifies the quotient as the dividend in the forthcoming division.

When the arithmetic operator preceding a × arithmetic 15 operator is a, the processor algebraically divides the previously defined dividend by the contents of the KBD register and identifies the quotient as the multiplicand of the forthcoming product.

When the arithmetic operator preceding an ACC 0 20 arithmetic operator is a \times , the processor changes the ANS register to normal zero, then algebraically multiplies the contents of the previously defined multiplicand times the contents of the KBD register and their product is algebraically added to the contents of the ANS register. In effect, the product is placed in the answer register.

When the arithmetic operator preceding an ACC + arithmetic operator is a ×, the contents of the KBD register and the previously defined multiplicand are algebraically multiplied and their product is algebraically added to the contents of the ANS register.

When the arithmetic operator preceding an ACC – arithmetic operator is a ×, the processor first changes the sign of the KBD register, then forms the algebraic product of the previously defined multiplicand and the contents of the KBD register, and algebraically adds their product to the contents of the ANS register.

When the arithmetic operator preceding an ACC 0 arithmetic operator is a , the processor changes the ANS to normal zero and then algebraically divides the previously defined dividend by the contents of the KBD register and their quotient is algebraically added to the ANS register. In effect, the quotient is placed in the ANS register.

When the arithmetic operator preceding an ACC + 45 arithmetic operator is, the processor algebraically divides the previously defined dividend by the contents of the KBD register and algebraically adds the quotient to the contents of the ANS register.

When the arithmetic operator preceding an ACC - 50 arithmetic operator is, the processor first changes the sign of the KBD register, then forms the algebraic quotient of the previously defined dividend and the contents of the KBD register and algebraically adds the quotient to the contents of the ANS register.

This mode of operation allows the user of the calculating machine to form of the answer to any arithmetic expression made of terms containing factors of the form $(N_1 \times N_2 \times ... \times N_\ell)$ by following each term with either ACC — or ACC + depending upon whether the algebraic sign of that term is negative or positive respectively. Moreover, each multiplier is preceded by a \times arithmetic operator. Those and only those arithmetic operators required to uniquely define the problem are used. This differs from other calculating systems which require intermediate transfers or extra arithmetic operators to accomplish the same type of problem.

It is also important to notice that the arithmetic notation differs from the Lukasiewicz (Polish) notation, often called "-Parenthesis free" notation, in that the × arithmetic operator 70 precedes the multiplier instead of follows it. Similarly the arithmetic operator precedes the divisor instead of following it. This feature assists the user because the × and arithmetic operators precede the multiplier and divisor respectively when written in standard arithmetic form.

The arithmetic notation also differs from the parenthesized notation commonly used in digital computer compilers such as FORTRAN and the electronic calculating machines marketed by Mathetronics, Inc., in that none of its arithmetic operators can be shown to be uniquely equivalent to the open or closed parenthesis.

GENERAL SYSTEM

The calculator contains a memory consisting of four working registers and 10 or less auxiliary storage registers with each register consisting of 13 characters of five bits each. The working registers are defined as WRK (working register), TMP (temporary register), KBD (keyboard register) and ANS (answer register). The auxiliary registers are defined as MEM 0, MEM1,...MEM 9. Ten of the 13 characters in each register are used to store the mantissa. These mantissa characters are defined as D₈, D₈, D₇,...D₀ with D₉ being the most significant digit (MSD) and D₀ the least significant digit (LSD). Two of the remaining three characters, E₁ and E₀, are used to store the most significant and least significant digits of the characteristic. The remaining character, defined as IA, is used for storing intermediate results of computations and control information.

Each character consists of five bits, B_4 , B_3 , B_2 , and B_1 , and B_0 . These characters are stored in standard 8-4-2-1-BCD code with B_4 and B_0 being the most significant bit (MSB) and least significant bit (LSB) respectively. B_4 of D_9 and E_1 hold the signs of the mantissa and characteristic respectively.

The core memory uses the word access storage system described by FIGS. 4.1, 4.3, 8.2e, and 8.15a of the book Square Loop Ferrite Circuitry by C. J. Quartly (Iliffe Books, Ltd., London). A memory cycle, similar to that in an IBM 704 digital computer, is used; thus, reading out of memory becomes a nondestructive process while writing into memory is a destructive process.

Five flip-flops (the bit flip-flops or BFF) are used to hold both the character read out of memory and the one to be written into memory. The bit flip-flops are also connected to logical circuitry allowing them to be incremented or decremented. Incrementing occurs in the four LSB (B₃, B₂, B₁, B₀) only and is cyclic 0 through 9 in 8-4-2-1 BCD code. When the contents of BFF are incremented from 9 decimal (1001 binary or 11 octal) to 0 decimal, a signal is given to set a carry flip-flop to a "1" condition. Decrementing the BFF results in the four LSB being reduced by one count in straight binary fashion. Decrementing zero causes 1111 binary (17 octal) to appear in the four LSB of the BFF.

Any character in memory can be selected by inserting its address into flip-flops used to identify one of the 13 character locations and any one of the 14 registers. (Quartly, IBID.)

To facilitate the detailed system description, the following conventions are used:

- 1. Individual characters in memory are referred to by prefixing the character identifier with the first letter of a working register or an M_t for the tth auxiliary storage register. For example, KD₉, AE₉, and WIA refer to the MSD of the KBD mantissa, and LSD of the ANS characteristic, and the IA character of WRK respectively.
- 2. The sign of the mantissa and characteristic are identified by suffixing the D or E identifiers by the letter S. Thus, the KBD mantissa sign becomes KDS (which is contained in K D_9 B_4) and the ANS characteristic sign becomes AES (which is contained in A E_1 B_4).
 - The entire mantissa or characteristic is referred to by prefixing the letter D or E, respectively, with the appropriate register identifier. For example, the mantissa of ANS becomes AD and the characteristic of TMP becomes TE.
 - 4. When parentheses enclose a register identifier, they symbolically imply "the contents of." This notation is used to differentiate between the address of a memory area and the information stored in the address. For example, the symbol (KD) means the contents of the KBD mantissa.

5. The arrow, →, replaces the words "go into."

Some rudementary operations may be described with this symbolic language and will help explain the detailed system operation.

Suppose the contents of KD_0 are to be incremented by one count. The logical operations would be to set the address flipflops to KD_0 , execute a read cycle, increment the BFF, and execute a store cycle. These operations are symbolically stated as $(KD_0) + 1 \rightarrow KD_0$ which reads "the contents of the address KD_0 , plus one, go into KD_0 ." Similarly, if the contents of WE_0 are to be transferred to TE_0 , the apparatus includes control sequencing to select the address of WE_0 , execute a read cycle, select the address of TE_0 , and execute a write cycle. This is written symbolically as TE_0 which reads "the contents of the address TE_0 go into TE_0 ."

All of the detailed logical characteristics of the calculating machine will be described by using symbolic language, similar to the preceding sample expressions. Proper time sequencing of the logical operations is given by placing the symbolic expressions in flow charts (IBM Form A22-6503-2, pp. 31, 33). The flow chart is a particularly convenient means for describing the system logic for two reasons: (1) translating information from a flow chart into logical design set-reset equations is a process well-known to logical designers, and (2) the logical equations and/or circuit diagrams are voluminous, making it difficult to understand the system operation without the aid of the flow charts.

By using the random access capabilities of the memory system, the contents of ANS and KBD are displayed on a cathode-ray tube employing deflection circuitry and logic described below. The resultant two line display has the contents of ANS displayed above the contents of KBD. From left to right, the characters displayed are mantissa sign, D_0 , decimal point, D_0 , D_1 , , $D_$

All information enters the processor via 23 manually operated keys. Logically, these keys are organized into three groups: (1) operands -0, 1,2,3,4,5,6,7,8, and 9; (2) control operators—ERR, EXP, ANS, DEC, CHS, MEM, STO, and KBD: and (3) arithmetic operations -x,, ACC 0, ACC -, ACC +. Each of the keys is encoded into a unique five-bit code by a diode encoding matrix.

The MSB, B₄, of the encoded signal differentiates between operators and operands. The four LSB of each operand code encode the operands in straight 8-4-2-1 BCD code.

An information line enters the processor from the keyboard indicating that a key is down. This signal commands the machine to exit from the display routine and to begin processing new data. A detailed analysis of the operand entry routine follows:

PROCESSING OPERANDS

When an operand key is depressed, the processor reads WIA to obtain the State of the Machine (SOM). This information will tell the processor whether the operand is a character of the KBD mantissa, a character of the KBD characteristic, or an auxiliary storage register address. The pertinent states of 65 the SOM as they appear in WIA are given below. Dashes indicate don't care conditions.

SOM=00000. This encoding identifies a "Positive Keyboard Entry" or PKE. It directs the processor to zero the KBD register and to enter the operand into KD₉ as a positive number.

SOM=10000. This encoding identifies a "Negative Keyboard Entry" or NKE. It directs the processor to zero the KBD register and to enter the operand into KD_{μ} as a negative number.

SOM=01—. This encoding informs the processor that the STO key has preceded the operand entry. The operand key depressed defines the address of an auxiliary storage register. As a result, $(ANS) \rightarrow M_i$ where i is the operand key actuated. Note: on any interregister transfers, only the characteristic and mantissa along with their signs are transferred. The IA characters do not transfer.

SOM=11—. This encoding informs the processor that the MEM key has preceded the operand key. The operand key defines the address of an auxiliary storage location. As a result, $(M_t) \rightarrow KBD$.

SOM \Rightarrow -011-. This encoding directs the processor to put $(KE_0) \rightarrow KE_1$ and to enter the operand into KE_0 .

SOM=-01-0. This encoding informs the processor that the position of the decimal point has not been fixed.

SOM=-01-1. This encoding informs the processor that the position of the decimal point is fixed.

SOM=-010—. This encoding directs the processor to enter the operand into the proper KBD mantissa character location. The address of the proper location is stored in TIA and is updated each time a new operand is entered.

The flow chart covering the proper response to operand keys is shown in FIG. 1. Throughout various FIGS. in the flow charts, certain states are referred to by letter references in the FIGS. In this description, the letter references are prefaced by the number of the FIG. in which the reference appears. In state 1A, the SOM is obtained from WIA. If the SOM is a PKE or NKE, signifying a new mantissa entry, zero is stored into TIA, states 1B and 1C, thereby initializing so that the operand will be stored in KD₉ as directed in L. After initializing TIA, the KBD register is cleared to positive zero, 1D, if PKE or to negative zero, 1E, if NKE.

Following the PKE or NKE zeroing, the SOM is updated to 35 00100 if the operand key actuated was not a zero, 1G. The SOM is left at PKE or NKE if the operand key was a zero key.

The logic directing control to 1H determines that the characteristic should be incremented by one count. This logic allows the processor to assign the proper exponent to integers 40 and decimal fractions.

The operand is stored into the proper mantissa character by the logic provided in 1K and 1L.

The SOM directs the processor to enter the operand into the KBD characteristic in states LM and LN.

When the SOM directs control to 1P or 1Q, the auxiliary storage features are put into effect. State 1R sets the SOM to PKE.

PROCESSING CONTROL OPERATORS

FIG. 2 shows the processor response to control operator keys. Each of the eight unique control operator codes directs control to one of the eight entrances shown.

In state 2A, (ANS) \rightarrow KBD. This allows the answer of a previous term to be used as a factor in a new term. State 2B establishes a PKE condition in SOM. The KBD control operator is not required for proper machine operation. Its purpose is to give continuity to operations using the (KBD) as factors in a computation. For example, a term can be cubed by either of the following methods: (1) enter factor, followed by the X, KBD, X, KBD, and ACC 0 operation keys; (2) enter factor, followed by X, X, and ACC 0. The inexperienced operator appreciates the continuity of the first method where the structure has operands and operators alternating. The experienced operator will prefer the second method because it involves fewer key operations.

In states 2D and 2E, the sign of KES and KDS are changed, depending upon the SOM. If the SOM is PKE in 2C, it will be changed to an NKE. This operation in effect prepares the machine to enter a negative mantissa if the next key depression is an operand (state 2E, FIG. 1) or a decimal point (state 2J, FIG. 2).

States 2F and 2G update the SOM to recognize the next operand as an auxiliary storage address. (Refer to FIG. 1, 75 states 1P and 1Q).

In states 2L and 2J, the processor zeros KE to minus zero and zeros KD to plus zero for PKE or minus zero for NKE. In state 2H, it then updates the SOM to a "decimal fixed" (1 \rightarrow B_0) and "enter digit" $(1 \rightarrow B_2)$ state.

When an EXP control operator occurs, state 2M, the SOM 5 is updated to enter further operands into KE (FIG. 1, states IM and IN) and zeros KE to positive zero in state 2N.

In state 2P, the ERR control operator directs the processor to set the SOM to PKE. The KBD register is then cleared to positive zero in 2Q.

PROCESSING ARITHMETIC OPERATORS

The method of processing arithmetic operators is shown in FIG. 3. Two new symbolic abbreviations are introduced in this 15 mantissa or characteristic, i.e., |(WD)| + |(KD)| -> WD or section. The arithmetic operator causing control to be sent to the arithmetic operation section is defined as the New Arithmetic Operator, abbreviated as NAO. The Previous Arithmetic Operator, abbreviated as PAO, occupies AIA. Notice that the NAO of any arithmetic operation becomes the 20 PAO for the next arithmetic operation when an arithmetic operation is complete, state 3S. The fact that the processor is able to recall the previous arithmetic operation allows the multiply and divide operators to precede all multipliers and 25 divisors. This differs from the Lukasiewicz or parenthesis free notation which requires the multiply or divide operator to follow the multiplier or divisor.

When control enters state 3A, the ANS register is zeroed. If control is then routed through 3G to 3N, 3P, 3Q, 3R, 3S and 3T, the processor accumulates the zero in the ANS register to the (KBD) and places that result in ANS, i.e., (ANS)+(KBD)-ANS. Since the ANS was zeroed in 3A, the effect is that (KBD)→ANS. When control is routed from state 3A through 3E or 3F to the remaining states, the product or quotient 35 formed is accumulated to (ANS). This results in the product or quotient appearing in ANS.

When control enters 3G as a result of an ACC+, the processor responds by (ANS)+(KBD) → ANS. If the ACC + operator sends control to 3E or 3F, the resultant product or quotient is accumulated to the (ANS). The result is (ANS) + product or quotient ANS.

The ACC - arithmetic operator causes control to go to state 3B where the sign of KBD is changed. The resultant arithmetic computations are identical to those resulting from the ACC + operator except that (ANS)-(KBD) - ANS when control is routed through 3G and (ANS) - product or quotient → ANS when control is given to 3E or 3F. Note that KDS remains changed after passing through 3B.

State 3C enters multiplicands and dividends into the WRK register.

In state 3E (KBD)×(WRK) → WRK. In state 3F, (WRK)/(KBD)→WRK. For a detailed description of the multiply and divide operations, the see "Multiplication" and "- 55 Division" sections which follow.

States 3G and 3H save the KBD register in TMP, thereby freeing KBD for other purposes.

The "raw characteristic" of a product or quotient is formed in 3J or 3K. The raw characteristic is simply (KE)+(WE)→ WE for products and (WE)-(KE)--WE for quotients. If a product results in an overflow, i.e., the product of two normalized mantissas is greater than or equal to 10, the raw characteristic must be incremented one count to obtain the true 65 characteristic, and the product must be normalized by shifting it one position to the right. Correspondingly, if a quotient overflows (the division of two normalized mantissas resulted in a quotient greater than or equal to one), the true characteristic and the quotient must be shifted one position right to 70 normalize. When the quotient is not overflowed, the raw characteristic must be decremented by one count to obtain the true characteristic. Normalizing is accomplished in 3L. Details of the normalizing procedure are discussed under a separate heading, "Normalize."

In state 3M, the product or quotient formed in 3E or 3F is transferred into KBD to become an addend in a forthcoming algebraic accumulation in 3P. The answer to the previous term, or zero if control passed through 3A, is transferred into WRK in state 3N. This becomes the augend of the algebraic sum formed in 3P. After the answer to a new term is formed in 3P, that answer is normalized in 3Q and transferred into ANS

The KBD register is restored in 3S and the NAO becomes the next PAO in 3T.

ADDITION

The subroutine forms the nonalgebraic sum of either the (WE) + (KE) → WE. The contents of the KBD register, WDS, and WES are not altered by the addition process.

Addition occurs one character at a time beginning at Do for mantissa additions or E₀ for characteristic additions and progressing through D₉ or E₁. If a carry occurs, a carry flipflop will contain a "carry" signal. The logic for any character proceeds in the following manner: the KBD character is read, and if a carry is present, the BFF are incremented. The four LSB of the BFF are transferred into four other flip-flops connected with logical circuitry allowing them to be decremented in straight binary fashion. The WRK character is then read. The four flip-flops containing the old KBD character are then decremented until their contents become zero. For each decrement, the (BFF) are incremented one count. Since incrementing the BFF is cyclic 0-9 with a carry occuring on transitions, to 0 transitions the sum of the KBD character and the WRK character, augmented by the condition of the carry flip-flop, is in the BFF. A store command places the sum in the appropriate WRK character. The process is repeated on progressively more significant characters until the addition is complete.

COMPLEMENTING

The 10's complement of a mantissa or characteristic is formed by beginning at Do or Eo and progressing through Do or E₁, looking for a nonzero character. When one is found, the nine's complement of that character is obtained and incremented by one count. The nine's complement of each remaining character is formed. Complementing also results in a change of sign of the mantissa or characteristic. The 10's complement of zero results in a one condition being set into the carry flip-flop.

ALGEBRAIC SUMS

The system employs an improvement on the logic described on pages 168-170 of the book The Logic of Transistor Digital Computers by Maley and Earle, Prentice-Hall, 1963, to form algebraic sums of the mantissas or characteristics, i.e., (KE)+(WE)→WE or (KD)+(WD)→WD. Again, overflows resulting from algebraic sums appear in the carry flip-flop. The algebraic addition of two numbers A and B is performed in accordance with the following rules:

- 1. If the signs of A and B are different, form the 10's complement of A including the sign of A. Thus, the 10's complement of -6.4021 is +3.5979.
 - 2. Then add A+B using the complemented A if it was formed in step 1. The sum of this addition carries the original sign of B whether A was complemented or not.
 - 3. When A was not complemented under step 1, the sum calculated in step 2 is the arithmetic sum (this is simple addition).
 - 4. When A was complemented under step 1, the sum calculated in step 2 is further processed to get the algebraic sum (this is the case of subtraction or addition of terms with different signs, and subtraction is performed simply by changing the sign of one term before arithmetic addition), and this further processing is performed in accordance with the following rules:

- a. When the sum has an overflow, the overflow is dropped, and the sum calculated in 3 with its sign, but dropping the most significant digit, is taken as the arithmetic sum. The most significant digit here is a "carry" number which "overflows" the normal capacity of the register.
- b. When the sum has no overflow, the 10's complement of the sum if formed, including the complement of the sign of the sum, and this recomplemented sum is taken as the arithmetic sum.

Arithmetic addition following these rules may be understood from the following examples of the arithmetic addition of A and B.

EXAMPLE I

A=4.2361 B=−1.5926

Step 1, form 10's complement A' of A (A'=A-10=-5.7639)

A' = -5.7639 B = -1.5926 A' + B = -7.3565 (step 2)

A'+B=-7.3565 (step 2) Step 4b, recomplement giving 10-7.3565=2.6435(answer)

EXAMPLE II

A=-4.2361 B=1.5926complement A(A'=10+A=+5.7639) (step 1)

A' = +5.7639B = +1.5926A' + B = +7.3565 (step 2)

 $A'+B \Rightarrow +7.3565$ (step 2) step 4b, recomplement giving $7.3565-10 \Rightarrow -2.6435$ (answer)

EXAMPLE III

A=-1.5926 B=4.2361complement A(A'=10+A=+8,4074) (step 1)

A' = +8.4074B = +4.2361A' + B = +12.6435

A'+B=+12.6435 (step 2, note numeral 1 is an "overflow") step 4a, drop overflow, answer is 2.6435

EXAMPLE IV

A=+1.5926 B=-4.2361

complement A (A'=A-10=-8.4074) (step 1)

A' = -8.4074 B = -4.2361 A' + B = -12.6435 (step 2)

 $A'+B \rightarrow -12.6435$ (step 2) step 4a, drop overflow, answer is -2.6435

SHIFTING

The mantissa of any register can be shifted in four possible ways.

 Right Shift, RS. Each character of the mantissa is shifted one position to the right. Zero is shifted into D₀ and (D₀) are lost. The mantissa sign is preserved.

- Long Right Shift, LRS. LRS is the same as the RS except that the four LSB of the IA character are shifted into D₉.
 Zero is shifted into the IA character. The signs of D₉ and IA are not shifted.
- Left Shift, LS. Each character of the mantissa is shifted one position to the left. Zero is shifted into D₀ and (D₉) are lost. The mantissa sign is preserved.
- Long Left Shift, LLS. LLS is the same as LS except (D₀)
 are shifted into IA. The signs of D₀ and IA are not shifted.

MULTIPLICATION

The process of multiplication is shown in FIG. 4. It will be seen that a 19 or 20-digit product will be formed with automatic truncation occuring in the nine last significant characters. The 10 or 11 most significant characters of the product appear in WRK when the multiplication is complete. The (KBD) are unchanged by the multiplication process. The algebraic sign of the product is placed in WDS.

Upon entering the multiplication subroutine, the multiplier and multiplicand are in KBD and WRK respectively. In state 4A, the multiplicand is sent to TMP. WD is then zeroed in state 4B. This initializes the partial product accumulator to zero.

The signs of the multiplier and multiplicand are compared in 4C, and the proper product sign is sent to WDS.

In state 4D, the least significant digit of the multiplier is placed into TlA. The (TD) are then shifted one position to the right to place the next least significant digit of the multiplicand into TD₀. The binary number 1111 is sent into TD₀ in 4F. As partial products are formed, the 1111 in TD₀ shifts to TD₀. When it arrives in TD₀, the product has been formed and control is sent to state L of FIG. 2.

Before forming a partial product, the contents of WRK undergo a LRS in 4G so that the partial product to be formed will accumulate into the proper position.

In 4H, the partial product multiplicand is decremented by one count in straight binary fashion. When the four LSB of TIA become 1111, a partial product has been computed and control is directed toward 4D to begin forming a new one.

Partial products are formed and accumulated to form the total product in 4J. The total number of passes through J is determined by the number placed in TlA during state 4D. A tally of the product accumulations resulting in a carry is kept by state 4K. The LRS in 4G causes these carrys to shift into WD₀ and become part of the total partial product. Notice that products of normalized multipliers and multiplicands having a value of 10 or more result in an overflow condition upon exit.

50 In other words, the most significant digit of the product is in WIA. The overflowed condition indicates that the raw characteristic computed in state E of FIG. 3 must be incremented by one count. This adjustment and the LRS required to restore the product to normal form are executed in state L OF FIG. 3.

DIVISION

Upon entering the divide subroutine, the dividend is in WD and the divisor is in KD. The divide subroutine loop forms the one's complement of each BCD quotient character. In state K, after the quotient is developed in TMP, the individual characters are recomplemented, forming the true BCD quotient. The division process is similar to that employed by mechanical rotary calculators.

In state 5A, TIA and TD are zeroed in preparation to receiving characters of the quotient. If a division by zero is attempted, control is directed to state 5B which alerts the user that a division by zero has been attempted. The processor remains in 5B until the ERR operator is activated.

For meaningful divisions, control is sent to 5C where the algebraic sign of the quotient is determined and sent to TDS.

In state 5D, the 10's complement of the divisor is formed. Since the calculator has no subtractor, per se, it subtracts by adding the 10's complement of the subtrahend to the minuend.

The complemented divisor is added to the dividend (or remainder) in 5E. If a carry occurs, control is routed to 5H where the one's complement of quotient characters is formed by successively decrementing TD₀. If no carry occurs and (WIA) 0, control goes to 5G where the MSD of the remainder 5 is decremented. When there is no carry and (WIA)=0, an overdraft has occurred. If (TIA) 0, the entire quotient has been formed and control is sent to 5K. When (TIA)=0, the partial quotient undergoes a long left shift in 5F to make room for the next one's complement quotient character in TD₀. The 10 overdraft is restored by recomplementing KD in 5D, and adding the true value in KD to the remainder in 5E. Since this restoration always results in a carry, control is sent to 5H where (TD₀) are decremented from 0000 (the LLS in 5F put zero in TD₀) to 1111. Control is sent from 5H to 5J because 15 (TIA)=1111.

The LLS of WRK in 5J adjusts the remainder into a new dividend. Control is sent to 5D where the 10's complement of KD is again formed and the repeated subtraction process occurs to form the one's complement of the new quotient character.

Since the one's complement of each BCD decimal digit is a nonzero term, it follows that (TD₀) can not be zero after forming the first digit of the quotient. As successive quotient characters are formed, the nonzero term progresses toward TlA by the LLS in 5F. When it finally arrives in TlA, the division is complete. After forming the final character of the quotient control is sent to 5K where the true value of the quotient is obtained by forming the one's complement of each character. If (TlA) is now zero, the quotient of the normalized dividend and divisor was less than one. The raw characteristic formed in 5K must be decremented one count. If (TlA) is nonzero, the raw characteristic is correct, but the quotient must undergo a long right shift to be in normal form. Characteristic 35 corrections and normalization occur in FlG. 3, state L.

The quotient is transferred from TMP to WRK in state L, FIG. 5. In 5M, KD is restored by forming the 10's complement of KD.

NORMALIZE

Normalize shifts the mantissa which is the result of a multiplication, division, or accumulation into normal form and converts the raw characteristic accompanying the mantissa into a true characteristic.

In state A, FIG. 6, KE is set to zero. If the previous arithmetic operator is and (WIA) is zero, the raw characteristic must be decremented on one, hence a −01→KE in state 6C. If the PAO was not a divide and (WIA) is not zero, the raw characteristic must be incremented by one, hence 01→KE in 6B. (The actual incrementing or decrementing process occurs in 6H when (KE)+(WE)→WE.)

If an overflow has occurred, the mantissa is placed in normal form by state 6D. When control passes through 6D, it will generally go directly to 6H where the true characteristic is formed. Certain circumstances will result in $(WD_9)=0$, routing control to 6E. These are: (1) a zero product, quotient or sum, and (2) a nonzero sum resulting in zero(s) in the most significant character(s).

The processor will left shift (WRK) in state 6F to get a non-zero digit into WD₀. Each shift is accompanied by an increment to KE₀ in 6G. If the sum is nonzero, control is sent from 6G to 6H when the sum is shifted into normal form. The raw exponent of the number being normalized is updated in 6H to form the true exponent.

ACCUMULATE

The accumulate subroutine shifts the characters in KD or WD so that their decimal points align. It then forms their algebraic sum.

When neither quantity to be summed is zero, control is sent to state A of FIG. 7. Here the value of (KE)—(WE) is formed and sent into WE. This difference indicates how many shifts are required to align the decimal points. If the difference is positive, (WD) must be shifted right to achieve alignment. When the difference is negative, (KD) require right shifts for proper alignment. Shifting is accomplished in states 7C and 7D.

If more than nine shifts are required to achieve alignment, i.e., (WE₁) 0 upon leaving 7A, control is sent to 7G or 7H. If (WES) is positive, the number in KBD is the true sum so (KBD)—WRK in 7H. When (WES) is negative, the true sum is in (ANS) so (ANS)—WRK in state 7G.

The raw characteristic of the sum is lost in 7A. In 7E and 7F, the raw characteristic (the characteristic of the number having the largest characteristic) is placed in WE. The mantissas are summed in 7J. Overflows resulting from this state are normalized and true characteristics are determined in state Q, FIG. 3.

The logic described thus far would interpret a normal zero as a larger quantity than a number having a negative characteristic. A portion, or all of the number having the negative characteristic could be lost by shifting if precautions are not taken to prevent such action. For this reason, control is sent directly from the input to the output if $(KD_9)=0$. In other words, if (KBD)=0, the true sum is already in WRK. On the other hand, when $(WD_9)=0$ and $KD_9=0$, control is routed directly from the input to 7H where $(KBD)\rightarrow WRK$.

STRUCTURAL ARRANGEMENT

Referring to FIG. 8, the calculator's electronic section consists of control logic 8V, two fixed wired logic sections 8U and 8W, a random access memory 8X, flip-flop registers 8Z, input lines 8EE and output lines 8FF, and, in addition, a tester can be connected to the calculator at 8DD and 8CC as explained more fully hereinafter.

Logic is performed within the calculator by properly sequencing the flip-flop input lines 8M from the logic box 8W. The logic within this box has a dual responsibility; first, it determines the internal sequencing of events by controlling a set of eight flip-flops (F13, F12, F11, F10, F03, F02, F01, F00) while controlling the remaining flip-flops either directly by their input lines or indirectly by controlling "instructions" which are connected to other instructions or to flip-flop inputs. Those instructions connected to other instructions must eventually terminate at an instruction which controls flip-flop inputs.

Four of the flip-flops that control internal sequencing are used as inputs to the subroutine decoders and drivers, 8U. The 16 possible combinations of F03-F00 flip-flops are decoded and connected to a driver circuit (FIG. 9) which selects one of the 16 subroutine drive lines. The selected drive line is connected to the positive supply. The remaining 15 subroutine drive lines remain floating at near 0 volts. A typical subroutine driver is shown in FIG. 9, 9A. Notice that the driver is qualified with the signal YLCY which emanates from the control logic 8V in FIG. 8. By this means, all subroutine drive lines are off when YLCY is false (0 volts).

The remaining flip-flops that determine internal sequencing (F13, F12, F11 and F10) are decoded into gates which are used to clamp signals coming from the subroutine drive lines via resistors B in FIG. 9. In order to achieve minimum cost, the clamping gates or "qualifiers" are not limited to the 16 possible four input gates. All of the 80 possible AND-gates using F13, F12, F11, and F10, are developed. They are defined in a later section, a typical qualifier gate is shown in FIG. 9, 9C. These gates are used quite frequently throughout the system.

70 Most of the internal sequencing is accomplished directly from the subroutine drivers and qualifiers formed from F13, F12, F11 and F10. It will be shown later how the states of the remaining flip-flops will be used to form other qualifiers which in combination with the qualifiers from F13, F12, F11 and F10, will precisely define the internal sequencing.

6.

7.

8.

9.

10.

11.

F10-

17,-0, Cyclic.

IDBF-Decrements BFF, 8-4-2-1 Binary Cyclic, i.e.,

IDCF—Decrements CFF, Binary Cyclic.
IDDL—Display Decode—Left Half of "E" Pattern.

IDDR—Display Decode—Right Half of "E" Pattern.

The ICCF instruction actually complements F30,

IDHD—Hold "Down" CRT Trace.

and F31 at all times and complements F32 if

IC40—Complements F40.

IC41—Complements F41.

The second responsibility of the logic box 9W is that of controlling the remaining flip-flops either directly by actuating their inputs, or indirectly via instructions. FIG. 9 shows how a typical instruction is executed. Assume that the S0101 drive line is selected as is the qualifier gate E13·F11·E10 (E13 5 represents the "0" output line of F13, while F13 is the "1" output line.) Current passing through 9B then enters the instruction driver 9D. In response, the IESF (Instruction Exchange Sign and Fifty) instruction drive line is connected to +15 volts and current will pass through the resistors 9E. The 10 logic of this instruction will cause the contents of flip-flops F50 and F24 to be exchanged between each other.

Any of the 52 J-K input lines or 29 instructions may be connected to a subroutine drive line and executed when the qualifying conditions are met. In this way, complete control over 15 the system is available at all times.

A brief description of all flip-flops, instructions, and qualifiers follows.

FLIP-FLOP ASSIGNMENTS AND PRIMARY USES

```
Primary Flip-flops (PFF), used to identify subrou-
0.0
tines.
0.1
02
03
10
         Secondary Flip-flops (SFF), used to identify states
         within subroutines.
1.1
12
13
20
         Bit Flip-flops (BFF), used as data register for infor-
mation
         into and out of the core memory.
21
22
23
24
         Character Flip-flops (CFF), used to define character
3.0
3 1
         addresses in core memory.
3 2
33
43
          Word Flip-flops (WFF), used to define word ad-
4 0
dresses in
4 1
         core memory.
42
          Temporary Flip-flops (TFF), used as for temporary
5.0
information
         buffers such as carry bits during an add.
5 1
          Memory Flip-flops (MFF), used to determine core 50
60
memory
         cycling and to allow the tester to be connected to the
6 I
62
         system.
63
```

INSTRUCTIONS

```
IACE—Turns the CRT trace ON.
1.
```

IBRS—Causes (BFF) to be shifted right one position, 60 qualifiers are used. 2. zeros enter F24 while bits leaving F20 enter F50.

ICAL-Used to call a subroutine. As a result of ICAL, the following events occur simultaneously:

```
1. 1 1 1 1 → SFF
  2. (SFF)→BFF
                                                          65
  3. 110-F43, F42, F41
  4. 1200→CFF,(1, 0, 0,)→F33, F31, F30
  5. ISTO
       ICFF-Causes (CFF) to change from MSD or LSD of
Mantissa or exponent according to the following convention:
                                                           70
                                            F10-0
                    FIO-1
```

 $D_{\bullet} \rightarrow D_{\bullet}$ $D_{\bullet} \rightarrow D_{\bullet}$

```
12.
            IDHL-Hold "Left" CRT Trace.
            IDRD-Restore "Down" CRT Trace.
   13.
            IDRL-Restore "Left" CRT Trace.
   14.
            IDRR-Restore "Right" CRT Trace.
   15.
            IESF—Exchange (F50) and (F24).
   16.
             IIBF-Increment BFF. Counts 0-9 in 8-4-2-1
   17.
20 Cyclic.
         1 → F50 when counting from 9 to zero, i.e.,
         carry used in adding.
            IICF-Increment CFF, Counts 0-17, Cyclic.
   18.
            IJBF-1 1 1 1 → F23, F22, F21, F20.
   19.
            IKBF-0000 →F23, F22, F21, F20.
   20.
25
   21.
            IRDR—Read Memory into BFF and restore.
   22.
             IRTN-Used to return from a called subroutine to
   the
         calling subroutine. In response to an IRTN,
         the following steps are executed simultaneously:
      1 1000 → PFF
      2. 1200 → CFF, (1, 0, 0) F33, F31, F30
      3. 1 1 1 1 → SFF
      4. 110 → F43, F42, F41
      5. IRDR
35
   23.
            ISTO-Stores (BFF) into Core Memory.
            ITBS—(BFF)→SFF.
   24.
            ITKB—Encoded Keys →Bit Flip-flops.
    25.
    26.
             ITRA-Inter-Subroutine Transfer.
            ITSB—(SFF) → BFF, F24 Unchanged.
40 27.
            ITVF—Transfer Vector Decoding (F24=1).
   28.
             ITVE-Transfer Vector Decoding (F24=0).
    29.
                       QUALIFIER GATES
45
      Eighty qualifier AND-gates numbered in radix 3 from
    G0000 to G2221 are used. The ternary digit "0" defines the
    zero or "E" state of a flip-flop as one input while the digit "1"
    defines the one or "1" state of the flip-flop. The digit "2"
    means that the flip-flop corresponding to that particular digit
    position is not used in forming the gate. The digit positions
    from, most significant to least significant position, define the
    inputs required from flip-flops 13, 12, 11 and 10 respectively.
    Thus, the gate G0210 represents a connection of the wires
    E13, F11 and E10. These gates are defined by logical equa-
55 tions as explained below where the gate G0210 would be
    defined as follows:
                       G0210=E13-F11-E10
    The actual wiring of G0210 is shown in FIG. 9 at 9C.
      In addition to these 80 qualifier gates, the following special
                      SPECIAL OUALIFIERS
   1.
                YBFN--(BFF)=910(i.e., 2 | 0 0 1)
               YBFU-(BFF)=1<sub>10</sub>(i.e., 2 0 0 0 1)
YBFZ-(BFF)=0(i.e., 2 0 0 0 0)
    3.
                YDNE-(CFF)-D,
               YEOD—End of Display
               YEZR-(CFF)=E₀
```

YKDN-Key Down

NQ24-

10

H

13 75 14

O_o→E, E,→D_o

D,→E,

NKDN-Key Not Down YLSD-(CFF)=E, or D,

YLCY---Perform Logic Cycle

YMOD-Multiply or Divide Key Down

NMOD-Multiply or Divide Key Not Down YNZE-Zero Key Not Down

	to Five Levels Encoding Keyboard	
	Conditions	
18.	NQ20—	
19.	YQAA—Special, YQAA=F24-F21-G0001	
20.	YRDM—Read Memory	
21.	YRUN-Tester Switch Condition	
22.	YSAN—Sense Amplifiers ON	
23.	YStN(CFF)=D _o r E,	
24.	YSSR—Single Step Read Switch On Tester	
25.	YSSS-Single Step Store Switch On Tester	
26.	YSST-Single Step Switch On Tester	
27.	YMTM—Write Memory	
28.	YMSD-(CFF)=E, or D.	

LOGICAL EQUATIONS

The circuitry of the calculator described herein is presented in the form of logical equations instead of circuit diagrams, since the circuitry is much less cumbersome and much more understandable in the form of logical equations. The logical equations are equivalent to circuit diagrams, and an operating calculator constructed as shown herein has been built directly 20 from the logical equations without the intermediate step of preparing complete circuit diagrams. The logical equations are written in the form of X=Y Z where the terms X, Y and Z denote electrical terminals which are connected together by wires and diodes, for instance, in such a way that terminal X 25 receives a signal when terminals Y and Z are concurrently giving signals. (The symbol between terms on the right-hand side of the equation indicates that all of the events indicated on the right side of the equation must occur simultaneously to cause the event on the left side to occur.) The electrical terminals which are denoted by the terms in the logical equations are (1) the electrical terminals of certain mechanical switches such as the keyboard switches or switches like the YRUN switch mentioned in the preceding section, (2) the electrical terminals of flip-flops, (3) instruction drive lines etc., and (4) certain electrical terminals called gates.

The flip-flops (bistable devices) employed in the calculator, are preferably of the type known as J-K flip-flops having two input terminals denoted by the letters J and K, and two alternately operable output terminals denoted by the letters E and F. The preferred flip-flop is illustrated in FIG. 29, and is described in detail below. The flip-flop operates as follows: An input pulse at terminal J causes an output signal at terminal F; and input pulse at K causes an output signal at E, and simultaneous inputs at J and K cause the signals at E and F to reverse.

As mentioned above, the calculator described herein employs 27 flip-flops which have been assigned arbitrary flip-flop numbers 00, 01, 02, 03, 10, etc. The terms in the logical equations which denote flip-flop terminals are written in the form of a letter followed by a two-digit number where the number identifies the flip-flop and the letter identifies the particular terminal of the flip-flop. Thus, the term F62 means the F terminal of flip-flop number 62.

The 29 instruction drive lines are identified in equation terms by four letter codes starting with I as illustrated under the heading "Instructions" above.

The electrical terminals called gates are merely preassembled groups of connections which are used so frequently that it is convenient to connect the gate components to a single terminal to which a single connection may be made (and a single logical equation written) each time it is desirable to use the complete combination of components. The calculator employs 108 of these gates as indicated above. A connection to a 65 gate is written as a term in a logical equation as the letter G followed by the gate number or by a four-letter code starting with Y or N. One logical equation defines the components of a gate while several other logical equations define the manner in which the gate is connected to flip-flop terminals, etc.

For example, logical equations may be used for defining the electrical circuits of FIG. 9. The equation G0210=E13-F11-E10 defines a gate and can be read, "a signal appears at the output of gate G0210 when signals appear concurrently at the E terminal of flip-flop number 13, at the F terminal of flip-flop

number 11, and at the E terminal of flip-flop number 10."

Similarly, the equation S0101=E03·F02·E01·F00·YLCY means that the drive line S0101 is energized when signals appear simultaneously at the E terminals of flip-flops 03 and 01, the F terminals of flip-flops 02 and 00, and at the YLCY qualifier gate.

As mentioned in the preceding section, the YLCY qualifier denotes that flip-flops 63, 62, 61, and 60 are in their 0, 0, 0, 0, and 1 states, respectively. Accordingly, the YLCY qualifier gate may be defined by the logical equation YLCY=E63·E62·E61·F60. This definition of the gates, such as YLCY, simplifies the logical equations considerably as indicated by the S0101 equation where gate definition is not used:

S0101=E03 F02 E01 F00 E63 E62 E61 F60

With the above logical equations defining parts of the circuits in FIG. 9, the remaining circuits in FIG. 9 are defined by the following logical equations.

IESF=\$0101 G0210 K24=IESF E50 J24=IESF F50 K50=IESF E24 J50=IESF F24

It should be noted that the transistor drive 9D does not appear specifically in the IESF equation. However, the calculator is designed for minimum power consumption by employing a transistor drive like 9D for each of the 29 instruction lines thereby providing power consumption in only those instruction lines that are actually performing useful work at any given instant. The final four equations above indicate the connections by which the IESF instruction driver performs its intended function i.e., exchange the contents of flip-flops 24 and 50.

The actual composition of the special qualifier gates may now be described with the aid of logical equations. Some of these special qualifier gates are manual switches, the circuitry of which is apparent from the qualifier definition. The remaining qualifier gates are electronic gates made up by interconnecting flip-flop terminals and other gates. The circuitry employed to form these remaining qualifier gates will be apparent from the following logical equations.

YBFN=F23·E22·E21·F20
YBFU=E23·E22·E21·F20
YBFZ=E23·E22·E21·E20
YDNE=YMSD·E32
YEOD=YSIN·E32·E40·F51
YEZR=YLSD·E32
YLSD=F33·F31·F30
YLCY=F60·E61·E62·E63
YQAA=F24·F21·G0001
YRDM=F60·F63
YSAN=F61·F62·F63
YSIN=F33·E31·F30
YWTM=F61·E63

YMSD=F33 E31 E30

SUBROUTINE LINES

In addition to the flip-flops, instructions, and qualifiers, the calculator employs 16 subroutine instruction lines which are made up as electronic connections of PFF. These 16 subroutine instructions are numbered in binary from \$0000 to \$1111. Each of the digit positions defines the "1" or the "0" state of a flip-flop as an input. The digit positions from most significant to least significant position define the states of flip-flops 03, 02, 01 and 00, respectively. Each instruction has a fifth input which is the qualifier YLCY. The resistor in each of these instructions returns to the power supply. Thus, the instruction \$0101 is of the form:

S0101=E03·F02·E01·F00·YLCY

output of gate G0210 when signals appear concurrently at the E terminal of flip-flop number 13, at the F terminal of flip-flop 75 is equivalent to J63, i.e., they both represent the same signal.

MEMORY ORGANIZATION

The memory 8X is a conventional ferrite core random access memory requiring the following control and information lines: address lines 8P to define the character being accessed; bit lines 8R to convey the information from the memory to the memory access register, i.e., bit flip-flops - F24, F23, F22, F21, F20; inhibit lines 8Q to define which bits in the selected character are to receive information during a write cycle; and three control lines 8E, 8F and 8G. The latter three lines emit 10 signals under the direction of the control logic 8V which cause information to be read into or out of memory. This section is discussed in detail under the Control Logic section. In essence, whenever a read instruction, IRDR 8C, is received by the control logic 8V, it will issue IKBF and K24 instructions at 8AA to 15 zero F24, F23, F22, F21 and F20. The memory is then read and the sense amplifiers are activated 8F. Any information in the memory is placed into F24-F20. The read memory cycle is followed by a write memory cycle 8E which, via the inhibit lines 8Q, writes the information present in F24-F20 into the 20 memory. Thus, the IRDR instruction provides a read and restore function, and hence nondestructive readout.

The store instruction, ISTO at 8D, is identical to the IRDR instruction except that the IKBF and K24 instructions at 8AA are not given and the sense amplifiers are not turned on, (8F). This results in the core being cleared during the read memory cycle 8G, and the information in the bit flip-flops (F24-F20) being written into core. The memory consists of six words defined by the Karnaugh Map of FIG. 10. Each word consists of 13 characters of five bits each. The characters are defined by the Karnaugh Map of FIG. 11. Note that the characters EL and FS and D9 and DS are decoded as one and the same character. This is because the sign bit of both the mantissa (DS) and the exponent (ES) occupy the fifth bit (F24 posi- 35 tion) of the most significant character of the mantissa (D9) and exponent (E1) respectively. Notice that whenever F43 goes to a "1" state, the instant access character (IAS) is accessed, regardless of the status of F33-F30.

A nomenclature evolves around the Karnaugh Maps of 40 FIGS. 10 and 11. It is common to refer to the four registers KBD (keyboard), ANS (answer), TMP (temporary), and WRK (working). To define a specific character within a register, the first letter of that register designator is combined with the two letter identifier of the character encoding. For 45 example, KD9 refers to the most significant character of the KBD register; WES refers to the exponent sign of WRK, and TIA refers to the instant access character of TMP. The binary addresses for these three characters are (F42, F41, F40, F43, F33, F32, F31, F30)=(0,0,0,0,1,0,0,0), (0,1,0,0,1,1,0,50), and (0,1,1,1,2,2,2,2) respectively. The 2's in the latter case signify that the conditions of F33, F32, F31 and F30 can be either 1's or 0's.

All numeric information stored in memory is in standard 8-4-21 BCD. When accessing memory, F20 is the least significant bit and F23 is the most significant bit of numeric information. F24 is the most significant bit of all five bit characters.

CONTROL LOGIC

The Control Logic Section 8V is illustrated in greater detail in FIG. 12, and consists of four flip-flops F63, F62, F61, F60 and associated wiring. A large portion of this section deals with the tester used to check out the system. Although the tester is described in detail elsewhere, for the purposes of this explanation, it can be considered to consist of a device with a half-run switch, a single step switch, a read switch, and a store switch, and a means for forcing all of the flip-flops in the system, except those used in the control logic (F63-F60), into 70 any desired state.

Assume that the run-halt switch is in the run position (YRUN=1) and that (F63, F62, F61, F60)=(0, 0, 0, 1), state 12A, then according to FIG. 12, the control logic will issue a YLCY qualifier. This signal will allow one of the subroutine 75

drive lines (FIG. 8B) to emit a signal, hence a logic cycle will occur. At the end of the current clock pulse all instructions directed by 8W will be executed. If neither an IRDR (read & restore), or an ISTO (store) instruction occurred, control remains in state A of FIG. 12, and a new logic cycle will commence.

On the other hand, if an ISTO command occurs, a J63 command is given and control goes from 12A to 12B. This causes memory to be read with the sense amplifiers off (states 12B and 12D) followed by a period for memory drivers to recover 12E, and a write memory qualifier to occur in states 12F and 12G. The clock frequently is chosen so that the switching time of the cores is twice the clock period. Other schemes can be used depending upon memory requirements. Two instructions, K42 and K43 are given from state 12G. These particular reset instructions result in considerable economy by providing automatic reset of instructions using IAS memory characters and auxiliary storage registers. Note that no logic cycles occur when accessing memory since YLCY occurs only when in state 12A. This saves on power supply needs by insuring that no power is used in blocks U or W of FIG. 8, during a memory access and visa versa. It also insures that no instructions are executed during memory cycling.

When an IRDR instruction is encountered from A, FIG. 12, control is sent to 12C where the bit flip-flops F24-F20 are cleared by the IKBF; K24 instructions, and the information present in cores is read into F24-F20 during 12L. The information is restored into memory during 12F and 12G.

If the run-halt switch is switched to halt YRUN=0(NRUN=1), control is directed from 12A or 12G to 12H. Once in 12H, if the single step switch of the tester is down (YSST=1), as it may be when operating in the single step mode, control remains at 12H. When the single step switch is released (YSST=0), control goes to 12J and remains there until the single step switch is actuated again. Control then goes to 12K. If neither the store switch or read switch on the tester is on (YSSS=0, YSSR=0), control goes to 12A and a single logic cycle is executed (unless YRUN was switched to Halt). If the store switch was down when the single step switch was actuated from 12J, control goes from 12K to 12B and the information in F24-F20 is stored in memory and a logic cycle is not executed. Similarly, if the read switch is actuated, the memory is read into F24-F20 and a logic cycle is not executed.

The actual electronic circuitry for performing the various steps illustrated in FIG. 12 will be apparent from the "logical equations" set forth below.

With the above description of the meaning of the logical equations, the circuitry used in the Control Logic Section illustrated in FIG. 12 will be apparent from the following logical equations:

K62=F63·F61 K62=E60 YSST K62=F61·YRUN J62=F60 E63 NRUN J62=F61 E63 K60=E61 F62 E63 NSST K60=F61 F63 K63=E60 J60=E62 J61=F63 K61=F62 E63 IRDR=E60 E62 E63 YSSR K42=F61·F62·F63 K43=F61·F62·F63 ISTO=E60 E62 E63 YSSS **IKBF**⇒YGATE IKBF=YGATE K24=YGATE YLCY=F60 E61 E62 E63 YSAN=F61 F62 F63 YRDM=F60·F63 YWTM=F61·F63 YGATE=F62·E61·F63

60

K22-F21-F20

The circuitry employed in the other sections of the calculator will be understood from the logical equations which are set forth below read in conjunction with the corresponding figure of the drawing. These logical equations are written in the same form as the equations given above with one exception. It will be noted from the IESF equations given above in connection with FIG. 9 that the same term "IESF" appears on the right in a series of equations (the last four). In order to avoid repetition of such terms in long series of equations, certain headings are used below to indicate the omission of a repeated term 10 from the right-hand sides of the several equations of the series. Written with such a heading, the IESF equations become:

S0101=E03-F02-E01-F00-YLCY
G0210=E13-F11-E10
IESF=S0101-G0210
(equals followed by IESF)
K24=E50
J24=F50
K50=E24
J50=F24
(end of IESF)

Wherein such a series, the omitted term was the only term on the right-hand side of the equation, an * is used on the right-hand side of the equation.

LOGICAL EQUATIONS—INSTRUCTIONS

(equals followed by IBRS) 142-J23-F24 K41=* K23=E24 133--J22-F23 K31**~**° K22-E23 J21=F22 (end of ICAL) K21≃E22 J26-F21 (equals followed by ICCF) K20=E21 132-E10 J50=F20 K32=E10 K50⇒E20 J31=* (end of IBRS) K31=• J30-+ (equals followed by ICAL) K36=* ITSR-• (end of ICCF) ISTO=* J13=• J40=IC40 112=+ K40-IC40 J11=* [41=kC41 J1**0**=• K41-IC41 (equals followed by IDBF) (equals followed by IDDL) J23-E22 E21 E20 123-YRF11 K23-E22-F21-F26 J23-F22 E21 E20 J22=E21 E20 J23-F22·F21·F20 K22=E21 E20 K23-F20 J21-E20 J22-F22 K22-F21-E20 J20~* J21=E23 E22 K20--K21-E22 (end of IDBF) K21-E20 J20=E22 F20 (equals followed by IDCF) K20=F22·E21 J33-F32-F31-F30 K 20-F23 K33-E32 E31 E30 J50-YBFU J50=F22 E20 J32=E31 E30 K32=E31 E30 (end of IDDL) J31≃E30 K31≠F30 (equals followed by IDDR) K.30=* J22-F21 E 20 K22-(end of IDCF) J21-* J20-F22·F21 K20-F21 K20-E22 J50**→*** (end of IDDR) (equals followed by IESF) (equals followed by IJBF) J50≔F24 J23-+ J22-• K50-F24 J21-* K24- E50 J20=+ (end of IESF) (end of UBF) (equals followed by IIBF) K 20→IK BF J23-F22 F21 F20 K21+IKBF K23-F20 K22-IKBE J22→F21 F20 K23-IKBF

J21-E23-F20 J63⊷(RDR J63⊷(RDR K21=F20 J20=* K24-IRDR JSI-BFZ (equals followed by ITBS) J13—F23 K13—E23 (end of IIBF) J13-F32 K12-E23 (equals followed by HCF) J33-F32 F31 F30 K33-F32-F32-F36 J11=F21 J32-F31 F30 K11-E21 K32=F31·F30 J31=F30 J10-F20 K10-E20 K31-F30 (end of ITBS) J30-+ (end of IICF) (equals followed by ITKB) K13-G1012 J12-E10 K24-NQ24 K23-NQ23 K22-NQ22 K12-G1201 K21-NO21 J11-G0120 K20-NQ20 K11-E12 20 (end of ITKB) J10-F12 J10-F12 ITRA-G2011 F22 F23 K10-G1012 (end of ITVE) (equals followed by ITSB) J23-F13 K23-E13 (equals followed by ITVF) K03-E11 J22-F12 K03-E10 K22-F12 K03-E12 121-F11 J01=G0002 K21-F11 J01=G0021 J20-F10 J**06-**G1201 J**00-**G2110 K 20-E10 3() (end of ITSB) J13-E10 J13-F12 K13-G2000 K13-G2110 (equals followed by ITVE) (equals 1016). K03-G1202 K03-E12 J12=E11 J02-E12 J12=G2221 J02-EI1 K12=E11 J01-E11 J00-G1202 K11-G2110 J13-F12 K13-G1021 J10=F11 J10--F12 J1**2-*** J10-F13 JI 1=+ 40 KIO-G0201 J10--+ K 10=G2001 J43--(end of ITVF) 142=* K41=* (equals followed by IRTN) 133-* 10.5=+ K3I⇒• 45 K02=* J40--F10 K 00≔° RDR= (end of IRTN) J13--* 50

LOGICAL EQUATIONS—SUBROUTINE ACCUMULATE SOOO—FIG. 13

(equals followed by \$0000) F11=G2220*YBFZ
J13=G0221 J13=G0002
K13=G1021 ICAL=G0102
60 K13=G2100 ICAL=G1020
K13=G1111*F41*YDNE IC40=G1121*F50

J12=G0021
J12=G1002
K12=G1100
K12=G1100
K12=G1102-F41
J11=G0020
K11=G0021-YBFZ
J10=G2210-YEZR
K10=G0012
K2=G1025
J24=G0220
J32=G1012
J40=G100
J40=G1001
J40=G1001
J40=G1000
K24=G0112

ICAL=G1020
IC40=G1121 F50
IC41=G1221
IDBF=G1120
IDCF=G0012
IDCF=G1210
IESF=G0211
IICF=G1121 F41
J00=G1010
J01=G0102
J02=G1020
K40=G2011
K51=G1012
IRDR=G2011
IRDR=G2011
IRDR=G2011
IRDR=G1121 F41
=*
ITRA=G2122 G0211
IKBF=G0001

J23-G0020

(end of \$0000)

		19	RORMA equals followed by \$0100) J1303122 J1303122 K1301121 0 K1301121 0 K1301121 11303122-YBFZ K110021 K110021-YBFZ J1101220 K100112 K100112 ICAL01012 ICCF01202 ICAI0100 IESF02112 JIBF00112 JIBF00112 JIBF00112 J1001012 J0101100 J410022 LOGICAL EQ	QUATIONS—SUBROUTINE ALIZE—SOIOO—FIG. 17 J12=G0222 J13=G2221 K12= J11=G0020 J11=G1120 J43=G1121 J43=G212 J43=G0212 J43=G0212 J50=G1221 K02=G1100 K24=G2022 K32=G1221 K40=G0112 K50=G212 IKBF=G1102 IKBF=G0002 IRDR=G2121 ISTO=* J24=G0222-E51 IIBF=G0022-E24-E51 UATIONS—SUBROUTINE T SOIOI—FIG. 18	(end ol S0100)
MULTIPLY—S (equals followed by \$0001) ICAL=G1201 ICAL=G1110 ICCF=G0100 ICCF=G0100 ICCF=G1110 IC40-G1122 IC41-G0121 IDBF=G1020 IDCF=G2010 IICF=G2010 IICF=G2110 IISF=G2000 IICF=G2110 IIS=G2000 ICF=G2110 IIS=G120 K13=G120 K24=G0210-F50 J41=G1200 J41=G1200 J41=G1200 J41=G1200 J41=G1200 J41=G1200 J43=G2010-YLSD J50=* J51=G2001	K13—G2111-F40-YDNE J12—G2202 J12—G1212 J12—YLSD K12—G0120 K12—G0120 K12—G0112 K10—G0121 J10—G0113 K10—G0221 UBF—G1200 J01—G1110 J02—G1201 J24—G0210 ITRA—G2011-F22-F23 IRDR—G2101 IRDR—G2111-F40 ISTO—* K51—G2011 (end of \$0001)	20 25	equals followed by \$0100) J13-02122 J13-02220 K13-01121 K13-01121 K13-01101 K13-02110-YBFZ J11-01122-YBFZ K11-00221 K10-02120 K10-02120 K10-02121 ICAL-01012 ICCF-0122 ICCF-0122 ICSF-02112 IIBF-00022 F24-F51 J00-01012 J01-01100 J41-02121 J41-02022 LOGICAL EQ	J12-G0223 J12-G02221 K12- J11-G0020 J11-G1120 J43-G1121 J43-G2112 J43-G2212 J50-G1221 K02-G1100 K24-G2022 K32-G1221 K40-G0112 K50-G2010 K51-G012 IKBF-G102 IKBF-G102 IKBF-G102 IKBF-G102 IKBF-G0022 IRDR-G2121 ISTO-* J24-G0022-E24-E51	
MULTIPLY—S (equals followed by \$0001) ICAL=G1201 ICAL=G1110 ICCF=G0100 ICCF=G0110 IC40-G1132 IC41-G0121 IDBF=G1020 IDCF-G2010 IICF-G2111 IBF=G2000 IICF-G2110 II35-G0120 K13-G2100 K13-G1020·YBFZ J40-G0120 K24-G0210-F50 J41-G1200 J41-G1	K13—G2111-F40-YDNE J12—G2202 J12—G1212 J12—YLSD K12—G0120 K12—G0120 K12—G0112 K10—G0121 J10—G0113 K10—G0221 UBF—G1200 J01—G1110 J02—G1201 J24—G0210 ITRA—G2011-F22-F23 IRDR—G2101 IRDR—G2111-F40 ISTO—* K51—G2011 (end of \$0001)	20 25	equals followed by \$0100) J13-02122 J13-02220 K13-01121 K13-01121 K13-01101 K13-02110-YBFZ J11-01122-YBFZ K11-00221 K10-02120 K10-02120 K10-02121 ICAL-01012 ICCF-0122 ICCF-0122 ICSF-02112 IIBF-00022 F24-F51 J00-01012 J01-01100 J41-02121 J41-02022 LOGICAL EQ	J12-G0223 J12-G02221 K12- J11-G0020 J11-G1120 J43-G1121 J43-G2112 J43-G2212 J50-G1221 K02-G1100 K24-G2022 K32-G1221 K40-G0112 K50-G2010 K51-G012 IKBF-G102 IKBF-G102 IKBF-G102 IKBF-G102 IKBF-G0022 IRDR-G2121 ISTO-* J24-G0022-E24-E51	
(equals followed by \$0001) ICAL=G1201 ICAL=G1110 ICCF=G0100 ICCF=G0100 ICCF=G1110 IC40=G1121 ICBF=G1020 IDCF=G2010 IICF=G2010 IICF=G2010 IICF=G2111 IIBF=G2000 IICF=G2110 J13=G0120 K13=G120 K13=G120 K24=G0210-F50 I41=G120 I41=G1200 I41=G1200 I43=G1022 I43=G2010-YLSD I50=6 ISI=G2001 ISI=G2001	K13—G2111-F40-YDNE J12—G0202 J12—G1212 J12—G1212 J12—YLSD K12—G0120 K12—G0112 K12—G021-F51 J11—G0120 K11—G0121 J10—G0121 LIBF=G1200 J01—G1110 J02—G1201 J24—G0210-F50 IKBF=G0210 ITRA—G2011-F32-F23 IRDR—G0122 IRDR—G0112 IRDR—G01121 IRDR—G01121 IRDR—G01121 IRDR—G01121 IRDR—G01121 IRDR—G01121 IRDR—G01121 IRDR—G01121 IRDR—G0111-F40 ISTO—* K51—G20111 (end of \$0001)	20 25	equals followed by \$0100) J1302122 J13021220 K1301121 K1301101 K1301101 K1301101 K1301101 K1301101 K1100021 K1100021 K1100021 K100112 K100112 K100112 ICAL01012 ICCF01202 IC4100100 IESF02112 JIBF0012 J10001012 J10001012 J10101100 J4102121 J4100022 LOGICAL EQ	J12-G2221 K12- J11-G0020 J11-G1120 J43-G1121 J43-G2112 J43-G0020 J50-G1221 J51-G1211 K02-G1100 K24-G2022 K32-G1221 K40-G0112 K50-G2010 K51-G0212 IKBF-G1002 IRBF-G102	
ICAL-G1201 ICAL-G1210 ICCF-G0100 ICCF-G0110 ICCF-G0110 ICCF-G1110 ICCF-G1112 ICAL-G121 IDBF-G1020 IDCF-G2010 IICF-G111-F40 IESF-G0211 IIBF-G2000 IICF-G2110 J13-G0120 K13-G1020-YBFZ J40-G0120 K24-G0210-F50 J41-G1002 J41-G0022 J43-G010-YLSD J50-* ISI-G2001 LOGICAL EQUATION	J12—G0202 J12—G1212 J12—J12D K12—G0120 K12—G0112 K12—G021551 J11—G0120 K11—G1021 J10—G0113 K10—G0221 UBF=G1200 J01—G1110 J02—G1201 J24—G0210 FTRA—G2011-F22-F23 IRDR—G2101 IRDR—G2111-F40 ISTO—* K51—G2011 (end of \$0001)	25	J13-G2122 J13-G2220 K13-G2101 K13-G1101 K13-G1101 K13-G1101 K13-G1101 K13-G1101 K11-G0021 K11-G0021 K11-G0020 K10-G1201 ICAL-G1012 ICCF-G1202 ICCF-G1202 ICCF-G1202 ICSF-G2112 IIBF-G0012 IIBF-G0012 IIBF-G0112 IIBF-G0022 J01-G1100 J41-G2121 J41-G2022 LOGICAL EQ	J12-G2221 K12- J11-G0020 J11-G1120 J43-G1121 J43-G2112 J43-G0020 J50-G1221 J51-G1211 K02-G1100 K24-G2022 K32-G1221 K40-G0112 K50-G2010 K51-G0212 IKBF-G1002 IRBF-G102	
ICAL-G1201 ICAL-G1201 ICCF-G0100 ICCF-G0100 ICCF-G0110 ICC4-G1110 ICC4-G121 ICBF-G1020 IDCF-G2010 IDCF-G2010 IDCF-G2010 IICF-G2111 IIBF-G2000 IICF-G2110 IIBF-G2010 IICF-G2110 IIBF-G2000 IICF-G2110 IIBF-G2000 IICF-G2110 IIBF-G2000 ICF-G2110 IIBF-G2010 IIBF-G2010 IIBF-G2001	J12—G0202 J12—G1212 J12—J12D K12—G0120 K12—G0112 K12—G021551 J11—G0120 K11—G1021 J10—G0113 K10—G0221 UBF=G1200 J01—G1110 J02—G1201 J24—G0210 FTRA—G2011-F22-F23 IRDR—G2101 IRDR—G2111-F40 ISTO—* K51—G2011 (end of \$0001)	25	J13-G2220 K13-G1121 K13-G1121 K13-G1101 K13-G2110-YBFZ J11-G1122-YBFZ K11-G0220-YBEN J10-G1220 K10-G112 K10-G112 K10-G112 ICCF-G1202 ICCF-G1202 ICCI-G100 IESF-G2112 IIBF-G0012 IIBF-G012 J100-G1012 J00-G1012 J01-G1100 J41-G2121 J41-G0022	J12-G2221 K12- J11-G0020 J11-G1120 J43-G1121 J43-G2112 J43-G0020 J50-G1221 J51-G1211 K02-G1100 K24-G2022 K32-G1221 K40-G0112 K50-G2010 K51-G0212 IKBF-G1002 IRBF-G102	
ICAL—G1201 ICAL—G1201 ICCF—G0100 ICCF—G0110 ICCF—G0110 ICC4—G1112 ICC4I—G0121 IDBF—G1020 IDCF—G2010 IDCF—G2010 IICF—G2111 IIBF—G2000 IICF—G2110 IIS—G0120 K13—G2100 K13—G2100 K13—G1020 Y24—G0210-F50 Id1—G1000 Id1—G1000 Id1—G0022 Id3—G020 Id3—G020 Id3—G020 Id3—G020 Id3—G000 Id1—G0021 Id3—G0001 Id1—G0022 Id3—G0001 Id1—G0022 Id3—G0001 Id1—G0022 Id3—G0001 Id1—G0001 Id1—G0001 Id1—G00021 Id3—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001	J12—G0202 J12—G1212 J12—J12D K12—G0120 K12—G0112 K12—G021551 J11—G0120 K11—G1021 J10—G0113 K10—G0221 UBF=G1200 J01—G1110 J02—G1201 J24—G0210 FTRA—G2011-F22-F23 IRDR—G2101 IRDR—G2111-F40 ISTO—* K51—G2011 (end of \$0001)	25	K13=G1121 K13=G1001 K13=G10101 K13=G2110-YBFZ J11=G1122-YBFZ K11=G0021 K11=G0021 K10=G1220 K10=G112 K10=G1201 ICAL=G1012 ICCF=G1202 ICA1=G0100 IESF=G2112 IIBF=G0012 J01=G1100 J41=G2121 J41=G2022 LOGICAL EQ	K12- J11-G0020 J11-G120 J13-G121 J43-G2112 J43-G2212 J43-G020 J50-G1221 J51-G1211 K02-G1100 K24-G2022 K32-G1221 K40-G0112 K50-G2010 K51-G0212 IKBF-G1102 IKBF-G1002 IRDR-G2121 ISTO J24-G0022-E51 IIBF-G0022-E24-E51	
ICAL—G1201 ICAL—G1201 ICCF—G0100 ICCF—G0110 ICCF—G0110 ICC4—G1112 ICC4I—G0121 IDBF—G1020 IDCF—G2010 IDCF—G2010 IICF—G2111 IIBF—G2000 IICF—G2110 IIS—G0120 K13—G2100 K13—G2100 K13—G1020 Y24—G0210-F50 Id1—G1000 Id1—G1000 Id1—G0022 Id3—G020 Id3—G020 Id3—G020 Id3—G020 Id3—G000 Id1—G0021 Id3—G0001 Id1—G0022 Id3—G0001 Id1—G0022 Id3—G0001 Id1—G0022 Id3—G0001 Id1—G0001 Id1—G0001 Id1—G00021 Id3—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001 Id1—G0001	J12—G0202 J12—G1212 J12—J12D K12—G0120 K12—G0112 K12—G021551 J11—G0120 K11—G1021 J10—G0113 K10—G0221 UBF=G1200 J01—G1110 J02—G1201 J24—G0210 FTRA—G2011-F22-F23 IRDR—G2101 IRDR—G2111-F40 ISTO—* K51—G2011 (end of \$0001)	25	K13-G2110-YBFZ J11-G1122-YBFZ K11-G0021 K11-G0020-YBEN J10-G1220 5 K10-G0112 K10-G1201 ICAL-G1012 ICCF-G1202 ICC1-G0100 IESF-G2112 IIBF-G0012 IIBF-G0012 J01-G1100 J41-G2121 J41-G0022 LOGICAL EQ	J11=G0020 J11=G1120 J43=G1121 J43=G0121 J43=G0020 J50=G1221 J51=G1211 K02=G1100 K24=G2022 K32=G1221 K40=G0112 K50=G2010 K51=G0212 IKBF=G1102 IKBF=G0022 IRDR=G21121 ISTO=* J24=G0022-E24-E51	
ICCF=G0100 ICCF=G1110 ICCF=G1110 IC40=G1121 IC41=G0121 IDBF=G1020 IDCF=G2010 IICF=G111-F40 IESF=G0211 IIBF=G2000 IICF=G2110 J13=G0120 K13=G2100 K13=G2100 K13=G1020 YBFZ J40=G0120 K24=G0210-F50 I41=G1002 I41=G1002 I43=G0201 I43=G0201 I43=G0201 I43=G0010 YLSD ISO=* S1=G2001	J12=G1212 J12=YLSD K12=G0120 K12=G0120 K12=G0121 K13=G0201:F51 J11=G0120 K11=G1021 J10=G0112 K10=G0221 UBF=G1200 J01=G1110 J02=G1201 J24=G1021 J24=G0210:F50 IKBF=G0210 ITRA=G2011:F22:F23 IRDR=C01122 IRDR=C01121 IRDR=C0111:F40 ISTO=* K51=G2011 (end of \$0001)	25	K13-G2110-YBFZ J11-G1122-YBFZ K11-G0021 K11-G0020-YBEN J10-G1220 5 K10-G0112 K10-G1201 ICAL-G1012 ICCF-G1202 ICC1-G0100 IESF-G2112 IIBF-G0012 IIBF-G0012 J01-G1100 J41-G2121 J41-G0022 LOGICAL EQ	JI1=G1120 J43=G1121 J43=G212 J43=G02020 J50=G1221 J51=G1211 K02=G1100 K24=G2022 K32=G1231 K40=G0112 K50=G2010 K51=G0212 IKBF=G0002 IRDR=G2121 ISTO=* J24=G0022:E51 IIBF=G0022:E24:E51	
ICCF=G1110 IC40-G1121 IC41-G0121 IDBF=G1020 IDCF=G2010 IDCF=G2010 IICF=G111-F40 IESF=G0211 IIBF=G2000 IICF=G2110 IIS=G0120 K13=G120 K13=G1020 YBFZ I40=G0120 K24=G0210-F50 I41-G1200 I41-G1200 I41-G1200 I43=G022 I43=G021	K12—G0120 K12—G0112 K12—G0211-F51 J11—G0120 K11—G0120 K11—G0121 J10—G0113 K10—G0221 UBF=G1200 J01—G1110 J02—G1201 J24—G0210-F50 IKBF—G0210 ITRA—G2011-F22-F23 IRDR—G2111-F40 ISTO—* K51—G2011 (end of \$0001)	25	K11-G0021 K11-G0220 YBEN J10-G1220 5 K10-G112 K10-G1201 ICAL-G1012 ICCF-G1202 IC41-G0100 IESF-G2112 JIBF-G0012 JIBF-G0012 J01-G1100 J41-G2121 J41-G0022	J43—G2212 J43—G0020 J50—G1221 J51—G1211 K02—G1100 K24—G2022 K32—G1221 K40—G0112 K50—G2010 K51—G0212 IKBF—G1102 IKBF—G0002 IRDR—G2121 ISTO—* J24—G0022-E51 IIBF—G0022-E24-E51	
IC40-G1123 IC41-G0121 ID8F-G1020 IDCF-G2010 IICF-G2010 IICF-G2011 IIBF-G2000 IICF-G2111 IIBF-G2000 IICF-G2110 IIJ-G0120 K13-G2100 K13-G2100 K24-G0210-F50 41-G1200 41-G1200 43-G0202 43-G0202 43-G0202 43-G02010-YLSD 50-* 51-G2001 LOGICAL EQUATION	K12-G0112 K13-G0201-F51 J11-G0120 K11-G121 J10-G0112 K10-G0211 UBF-G1200 J01-G1110 J02-G1201 J24-G1021 J24-G0210-F50 IKBF-G0210 TTRA-G2011-F22-F23 IRDR-G0212 IRDR-G02111-F40 ISTO-* K51-G2011 (end of \$0001)	25	K11=G0220-YBEN J10=G1220 K10=G112 K10=G1201 ICAL=G1012 ICCF=G1202 IC41=G0100 IESF=G2112 IIBF=G0112 IIBF=G0012 F24-F51 J00=G10012 J01=G1100 J41=G2121 J41=G0022	J43-G0020 J50-G1221 J51-G1211 K02-G12100 K24-G2022 K32-G1231 K40-G2012 K50-G2010 K51-G0212 IKBF-G102 IKBF-G102 IRBF-G102 IRBF-G0022 IRDR-G21121 ISTO J24-G0022-E51 IIBF-G0022-E24-E51	
IC41=G0121 IDBF=G1020 IDCF=G1020 IDCF=G2010 IICF=G111:F40 IESF=G2000 IICF=G2000 IICF=G2110 II3=G0120 K13=G1020 YBFZ I40=G0120 K24=G0210:F50 41=G100 41=G0022 43=G0202 43=G02010:YLSD 50=* 51=G2001 LOGICAL EQUATION	K12-GO201-FS1 J11-G0120 K11-G1021 J10-G0113 K10-G0221 UBF-G1200 J01-G1110 J02-G1201 J24-G1021 J24-G0210-F50 IKBF-G0210 TTRA-G2011-F22-F23 IRDR-G0122 IRDR-G0122 IRDR-G010-* K51-G2011 (end of \$0001)	25	J10-G1220 K10-G0112 K10-G0112 K10-G1012 ICAL-G1012 ICCF=G1202 IC41-G0100 IESF-G2112 IIBF-G0112 IIBF-G0012 F24-F51 J00-G1012 J01-G1100 J41-G2121 J41-G0022	J50-G1221 J51-G1211 K02-G1100 K24-G2022 K32-G1221 K40-G0112 K50-G2010 K51-G0212 IKBF-G1002 IRBF-G102 IRDF-G121 ISTO-* J24-G022:E51 IIBF-G0022:E24:E51	
IDCF=G2010 IICF=G111:F40 IICF=G111:F40 IICF=G111:F40 IISF-G2000 IICF=G2110 IIJ=G0120 K13=G120 K13=G1020*YBFZ 40=G0120 K24=G0210*F50 41=G1200 41=G1200 43=G022 43=G020 43=G021 43=G020 43=G021 43=G001 **LOGICAL EQUATION**	J11—G0120 K11—G1021 J10—G0112 K10—G0211 UBF=G1200 J01—G1110 J02—G1201 J24—G1021 J24—G0210 F50 IKBF=G0210 ITRA=G2011-F22-F23 IRDR=G0122 IRDR=G2111-F40 ISTO=* K51—G2011 (end of \$0001)	25	K10=G1201 ICAL=G1012 ICCF=G1202 ICC1=G0100 IESF=G2112 IIBF=G0012 IIBF=G0022 F24:F51 J00=G1012 J01=G1100 J41=G2121 J41=G0022	J51-G1211 K02-G1100 K24-G2022 K32-G1221 K40-G0112 K50-G2010 K51-G0212 IKBF-G1102 IKBF-G1002 IRDR-G2121 ISTO-* J24-G0022-E51 IIBF-G0022-E24-E51	
IICF=G111-F40 IESF=G0211 IIBF=G2000 IICF=G2110 J13=G0120 K13=G1020-YBFZ J40=G0120 K24=G0210-F50 J41=G1200 J41=G1200 J41=G0022 J43=G0202 J43=G02010-YLSD S0=+ S1=G2001 LOGICAL EQUATION	J10-G0112 K10-G0221 UBF-G1200 J01-G1110 J02-G1201 J24-G1021 J24-G0210-F50 IKBF-G0210 ITRA-G2011-F22-F23 IRDR-G0122 IRDR-G2111-F40 ISTO-* K51-G2011 (end of \$0001)	30	ICAL=G1012 ICCF=G1202 IC41=G0100 IESF=G2112 IIBF=G0112 IIBF=G0022 F24-F51 J00=G1002 J01=G1100 J41=G2121 J41=G0022	K02=G1100 K24=G2022 K32=G1231 K40=G0112 K50=G2010 K51=G0212 IKBF=G1102 IKBF=G1102 IKBF=G1121 ISTO== J24=G0022-E51 IIBF=G0022-E24-E51	
IESF=G0211 (IBF=G000) (ICF=G2110)113-G0120 K13-G1020 YBFZ 140-G0120 K24-G0210-F50 (41-G1200 41-G0022 43-G2020 43-G2010-YLSD 50-* 51=G2001 LOGICAL EQUATION	K10-G0221 UBF-G1200 J01-G1110 J02-G1201 J24-G1021 J24-G0210 IKBF-G0210 ITRA-G2011-F22-F23 IRDR-G0122 IRDR-G0122 IRDR-G0121-F40 ISTO-* K51-G2011 (end of \$0001)	30	ICCF=G1202 IC41=G0100 IESF=G2112 IIBF=G0112 IIBF=G0012 F24-F51 J00=G1002 J01=G1100 J41=G2121 J41=G0022	K32-G1231 K40-G0112 K50-G2010 K51-G0212 IKBF-G1002 IKBF-G0002 IRDR-G2121 ISTO-* J24-G0022-E51 IIBF-G0022-E24-E51	
IIBF=G2000 IICF=G2110 IIS=G0120 K13=G1020 YBFZ 40=G0120 K24=G0210-F50 41=G1200 41=G1200 41=G022 43=G0202 43=G0210-YLSD 50=* 51=G2001 LOGICAL EQUATION	UBF=G1200 J01=G1110 J02=G1201 J24=G0210 J24=G0210 ITRA=G0210 ITRA=G0211 ITRA=G0122 IRDR=G0122 IRDR=G2111 ISTO=* K51=G2011 (end of \$0001)	30	IC41~G0100 IESF~G2112 IIBF~G0112 IIBF~G0022 F24·F51 J00~G1012 J01~G1100 J41~G2121 J41~G0022	K40-G0112 K50-G2010 K51-G0212 IKBF-G1102 IKBF-G1002 IRDR-G2121 ISTO-* J24-G0022-E51 IIBF-G0022-E24-E51	
113—G0120 K13—G0120 K13—G1020-YBFZ 40—G0120 K24—G0210-F50 41—G1200 41—G022 43—G0202 43—G0202 43—G02010-YLSD 50—* LOGICAL EQUATION	J01-G1110 J02-G1201 J24-G1021 J24-G0210 F50 IKBF-G0210 ITRA-G2011 F22 F23 IRDR-G0122 IRDR-G2111 F40 ISTO-* K51-G2011 (end of \$0001)	30	IESF-G2112 IIBF-G0112 IIBF-G0012 F24-F51 J00-G1012 J01-G1100 J41-G21121 J41-G0022	K50~G2010 K51~G0212 IKBF~G1102 IKBF~G0002 IRDR~G2121 ISTO~* J24~G0022-E51 IIBF~G0022-E24-E51	
K13=G2100 K13=G1020 YBFZ 40=G0120 K24=G0210-F50 41=G1000 41=G0022 43=G0202 43=G0210-YLSD 50=* 51=G2001 LOGICAL EQUATION	J02=G1201 J24=G1021 J24=G0210 F50 IKBF=G0210 ITRA=G2011 F22:F23 IRDR=C0122 IRDR=G2111 F40 ISTO=* K51=G2011 (end of \$0001)	30	IIBF=G0022 F24 F51 J00=G1012 J01=G1100 J41=G2121 J41=G0022	K51-G0212 IKBF-G1102 IKBF-G0002 IRDR-G21121 ISTO J24-G0022:E51 IIBF-G0022:E24:E51	
K13=G1020 YBFZ 140=G0120 K24=G0210 F50 41=G1200 41=G1200 43=G0202 43=G0202 43=G0010 YLSD 50=* LOGICAL EQUATION	J24-G0210 F50 IKBF-G0210 ITRA-G2011-F22-F23 IRDR-G0122 IRDR-G2111-F40 ISTO-+ K51-G2011 (end of \$0001)	30	J00=G1012 J01=G1100 J41=G2121 J41=G0022	IKBF-G1102 IKBF-G0002 IRDR-G2121 ISTO-* J24-G0022-E51 IIBF-G0022-E24-E51 UATIONS—SUBROUTINE	
40=G0120 K24=G0210-F50 41=G1200 41=G0022 43=G0202 43=G0202 43=G2010-YLSD 50=- LOGICAL EQUATION	IKBF-G0210 ITRA-G2011 F22 F23 IRDR-G0122 IRDR-G2111 F40 ISTO-* K51-G2011 (end of \$0001)	30	J01=G1100 J41=G2121 J41=G0022	IRDR=G1121 ISTO=* J24=G0022:E51 IIBF=G0022:E24:E51	
K24—G0210-F50 41—G1200 41—G022 43—G0202 43—G0202 43—G2010-YLSD 50→* 51⇒G2001 LOGICAL EQUATION	ITRA=G2011 F22 F23 IRDR=G0122 IRDR=G2111 F40 ISTO=* K51=G2011 (end of \$0001)	30	J41-G2121 J41-G0022 LOGICAL EQ	ISTO 124-G0022:E51 IIBF-G0022:E24:E51 UATIONS—SUBROUTINE	
41-G1200 41-G0022 43-G0202 43-G1012 43-G2010-YLSD 50-* 51-G2001 LOGICAL EQUATION	IRDR=G0122 IRDR=G2111 F40 ISTO=* K51=G2011 (end of \$0001)	30	LOGICAL EQ	J24-G0022 E51 IIBF-G0022 E24 E51 UATIONS—SUBROUTINE	
41-G0022 43-G0202 43-G1022 43-G2010-YLSD 50 51G2001 LOGICAL EQUATION	IRDR=G0122 IRDR=G2111 F40 ISTO=* K51=G2011 (end of \$0001)	30	LOGICAL EQ	UATIONS—SUBROUTINE	
43-G0202 43-G1022 43-G2010-YLSD 50* 51G2001 LOGICAL EQUATION	IRDR=G0122 IRDR=G2111 F40 ISTO=* K51=G2011 (end of \$0001)	30	LOGICAL EQ	UATIONS—SUBROUTINE	
43-G1022 43-G2010-YLSD 50* 51G2001 LOGICAL EQUATION	ISTO—* K51—G2011 (end of S0001) NS—SUBROUTINE		LOGICAL EQ		
43=G2010-YLSD 50=+ 51=G2001 LOGICAL EQUATION	K51—G2011 (end of S0001) NS—SUBROUTINE		LOGICAL EQ		
50 51G2001 LOGICAL EQUATION	(end of \$0001) NS—SUBROUTINE		LOGICAL EQ		
LOGICAL EQUATION	NS—SUBROUTINE		LOGICAL EQ		
			LOGICAL EQ		
		35	SHIF	T SOIOI—FIG. 18	
		35	SHIF	T SOIOI—FIG. 18	
		35			
		35			
SUM—SOOIC	D—FIG. 15	33			
			(equals followed by \$0101) J13—G0200		
			K13=G1002	J12=G0210	
			K13=G1200 YLSD	K12=G1300	
equals followed by SOO10)	J00-G0001	40	K13=G1021 YMSD	K12≔G2111 J11≔G2002	
13=G2220	J02G0000	40	J12=G0002	K11=G1012	
13=G2220·F50·E51 12=G1102	J02-G0012		K11=G0020	J43=G0201 F51	
1=G0122·E41·YMSD	J24=G0022		K11=G2111-E50 J13=G0021	!KBE=G0002	
11=G1212	J43—G0100 J50—G1001·F24		J10=G1010	K32=G1112 IRDR≃G1002	
0=G2122	K50=G1001 F24		K10-G0201	IRTN=G2110	
0=E50	IRDR=G1122		K10=G0112	ISTO=G0022	
10=G1002 'AL=G0022	IRDR=G2101-F41		1CCF=G1010 1C40=G2111·F22	IICF=G0121	
CF=G1210-F\$1	IRTN-G0112		IC41=G2111-F23	IICF=G0020	
10=G1121	ISTO=G2122 E50 F51 ISTO=G0201		IDCF=G2100	(end of S0101)	
41≕G2102	IICF=G0102·F41		IDCF≕G0021		
SF=G1102	(end of \$0010)		IESF=G0012		
	•		143=G12002:YMSD		
			J43-G0110 YMSD F51		
LOCICAL FOLLATION	_	-			
LOGICAL EQUATIONS	S-SUBROUTINE	55			
ADD-SOOII-	-FIG. 16	33	LOGICAL EQU	ATIONS—SUBROUTINE	
			COMPLEMENT	& EXPONENT UPDATE	
			-SOUC	D—FIGS. 19 & 20	
uals followed by \$0011)		60	23	1100.17 0.20	
⇒G2000 3–G2000	IIBF~G1002	_			
G2000	IIBF-G0231				
F-G0200	IIBF=G0210 IIBF=G0102		equals followed by \$0110)		
− G0200	IIBF-G1201 F51		13=G2011	V10 C1101	
-G2000	IICF=G1110		13=G2111 F51 YBFZ	K10≕G1121 K10≕G1012·YMSD	
C2210	J41=G1211		13-G1012	ICAL=G0200	
=G2210 =G0102	J51-G1102		13-G1020	ICCF=G1210	
-C0101 -G1001	K51=G1100		12=G1212 12=G111	IC40-G2002	
-G0221	K51=G1102 YBEN K51=G1211		12=G2I11 I1=G1220 E24	IC41-G1002	
-G1201	1RDR=G1211		11=G1220 E24 11=G0020	IC41=G1121·F24	
⊢G1211	ISTO-G0001		0=G1210	11BF=G0021 F51 11CF=G1022	
G1120	ITBS-G1100		10-G1002	J24=G0012	
CF=G1211	IRTN-G0000 YMSD		3-G1201	ISTO=G0012	
	(end of \$0011)		11=G1122	J23=G0121 E21 E22	
			01 - G 2100	K23-G0121	
			92—G0000 24—G0022	J22=G0121 F21	
		- K.		K22=G0121·F21	

J20-G0121

K51-G0021

26

IRTN=02110	J20-G0121 K20-G0121		LOGICAL EQU	JATIONS-SUBROUTINE
IRDR-01022	(end of 50110)		DISPLA	AY—SIOII—FIG. 23
		5		
LOGICAL EO	UATIONS—SUBROUTINE	_		
	SEZROCTINE		(equals followed by \$1011)	
DIVII	DE—SOIII—FIG. 21		J13-G2211	IDDL-G0211 E51
			J13-G0122	IDDR-G0211 E51
		10	K13=G1112 K13=G1121-F24-YBFU	IDHD-G1012
		10	J13=00231	IDHL-G1012
			J12=G0202:YEOD	1DRD-G0200:E40 IDRR-G1202
(equals followed by SOIII)			K12=G1222	IDRL-G0112
J13=G2010 J13=G2110-YBFZ	K40-G2202 J51-		J11=G2200	IICF=G0200 E40 F51
112=G0012	K50-* IKBF-G0220		J11=G1102	IJBF-G0001
K12-G2111	IRDR=G0023 (end of SOIII) IRDR=G0200:E40	15	K11-G1212	J24-G1102
J11=G0201	ISTO=*		K11=G2211 K11=G2012:YSIN	J24-G1120 YBFU
K11G0120	ICAL~G2101		J10-G2012	J42=G1202
K11-01121	ICAL=G1202		K10-G1222	J43 - G1202 J43 - G2112
J10G0012	ICCF=G2010		IACE=G1020 E50	J50=G0001
J10-E40 YLSD	IC40-G0230		IBRS-G1002	J51-G1102:E40
K10-G0112	IC40-G0012 YBFZ	20	IC40-G0200	1KBF-G2111
K10-G2211 YBFZ	1C41=G0002		IC40-00122	K21=G0102 F24 F51
K10-G0002:F51	IDBF-G2111		IDBF-G1120-E23	
K 00 G2101 K01G1200	IDCFG0280 E40		K23=G1120-F24-YKDN	1RDR=G0112
K02≈G1021	IICF=G2110		K23-G1120-E24-NKDN K24-G1211	ISTO-G1202
K24-G1222	IJBF=G0220	25	K50-G0010	ISTO=G1122
K32=G2201	J43G0021 J43G0112	23	K51-G1102-E40	K01≔G1120·YBFU·F24 (end of S1011)
	743-30112	_	IRDR=G0200	(End of STOTE)
LOGICAL EQUATIO	NS—SUBROUTINE TRANSFER	30	100001	
	CTOR—SIOOO	30		ATIONS—SUBROUTINE
				RITHMETIC OPERATOR
TD0 61000			—S1	100—FIG. 24
TBS=51000 TVF=51000·F24	ITVE=\$1000-E24	35		
		_	(equals followed by \$1100) J13—G0002 J13—G0220	IRDR=G0210 IRDR=G1200-F41
LOGICAL EQUATION	IS - SUBROUTINE ENTER DIGIT 001 - FIG. 22		J13=G0002 J13=G0220 J13=G0102 YEZR E50 K13=G1121 J12=G2012 K12=G0200	IRDR=G1200-F41 ISTO=G1220 ISTO=G2101-NMOD ISTO=G2211 ITBS=G1210
LOGICAL EQUATION	001 - FIG. 22		J13-G0002 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G0200 K12-G1202	IRDR=G1200-F41 ISTO=G1220 ISTO=G2101-NMOD ISTO=G2211 ITBS=G1210 ITBS=G2011-YBF2
LOGICAL EQUATION	001 - FIG. 22	_	J13=G0002 J13=G0200 J13=G0102 YEZR E50 K13=G1121 J12=G2012 K12=G0200 K12=G1202 K12=G1202 K12=G0121 YEZR	IRDR=G1200 F41 ISTO=G1220 ISTO=G101-NMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 YBF2 ITSB=G2011
LOGICAL EQUATION		- 45	J13-G0002 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G0200 K12-G1202	IRDR=G1200 F41 ISTO=G1220 ISTO=G2101·NMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120
LOGICAL EQUATION S1 LOGICAL EQUATI	001 - FIG. 22	- 45	J13-G002 J13-G0122 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G0200 K12-G1202 K12-G1201 K11-G1201 K11-G2011 K11-G2011	IRDR=G1200 F41 ISTO=G1220 ISTO=G101-NMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 YBF2 ITSB=G2011
LOGICAL EQUATION S1 LOGICAL EQUATI	001 - FIG. 22 ONS—SUBROUTINE ENTER	- 45	J13=G0002 J13=G0102 YEZR E50 K13=G1121 J12=G2012 K12=G2000 K12=G1202 K12=G1202 K12=G1201 YEZR J11=G1201 K11=G2011 K11=G2011 K11=G2011	IRDR=G1200 F41 ISTO=G1220 ISTO=G12101 NMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2000 IC41=G2002 J00=G2001
LOGICAL EQUATION S1 LOGICAL EQUATI	001 - FIG. 22 ONS—SUBROUTINE ENTER	- 45	J13-G0002 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G2002 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2010 K11-G2110 K11-G2110 K11-G2110 K11-G2110 K11-G2110	IRDR=G1200-F41 ISTO=G1220 ISTO=G2101-NMOD ISTO=G2211 ITBS=G2211 ITBS=G2011-YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G02001 J00=G1200-E41-YEZR
LOGICAL EQUATION S1 LOGICAL EQUATI	001 - FIG. 22 ONS—SUBROUTINE ENTER	- 45 -	J13-G0002 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G0200 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2110 J10-G0112 K10-G0112 YEZR	IRDR=G1200 F41 ISTO=G1220 ISTO=G12101 NMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G2002 J00=G2001 J00=G1200 E41 YEZR J01=G0002
LOGICAL EQUATION S1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER	- 45 -	J13-G0002 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G2002 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2010 K11-G2110 K11-G2110 K11-G2110 K11-G2110 K11-G2110	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G1210 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G0200 IC41=G0200 J00=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102
LOGICAL EQUATION S1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22	45	J13-G0002 J13-G0102 YEZR E50 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G0102 K12-G0101 YEZR J11-G1201 K11-G2011 K11-G2110 J10-G0112 K10-G1102 K10-G0112 K10-G0112 K10-G0112 K10-G0112 K10-G0112 K10-G0112 K10-G0112 K10-G0112	IRDR=G1200 F41 ISTO=G1220 ISTO=G12101 NMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G2002 J00=G2001 J00=G1200 E41 YEZR J01=G0002
LOGICAL EQUATION S1 LOGICAL EQUATI DIGIT congulate followed by \$1001)	OO1 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22	45	J13-G0002 J13-G0020 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G0200 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2011 K11-G2011 K10-G0112 K10-G0112 YEZR JDCF-G0121 IDCF-G0121 IDCF-G0121 IKBF-G0121 IKBF-G0121 IKBF-G0121 IKBF-G01121	IR DR=G1200 F41 ISTO=G1220 ISTO=G2101-NMOD ISTO=G2211 ITBS=G2211 ITBS=G2211 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2000 IC41=G2000 J00=G2001 J00=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012
LOGICAL EQUATION S1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF~G2102 K24—G0120-YLSD	45	J13-G4002 J13-G4002 J13-G4020 J13-G40102 YEZR E50 K13-G1121 J12-G2012 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2110 J10-G0112 K10-G1102 K10-G1102 K10-G112YEZR J10CF-G1210 J10CF-G11200 J10CF-G	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G101-NMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G2002 J00=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G1210
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT June 10	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102 K24—G0120-YLSD IKCF=G1101	45	J13-G0002 J13-G0020 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G2006 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2010 J10-G0112 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1112 K10-G1112 K10-G1112 K10-G112 K10-G	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G1210 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G0200 IC41=G0200 J00=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 J43=G1101
LOGICAL EQUATION S1 LOGICAL EQUATI DIGIT quals followed by \$1001) 3~G2020 3~G2011 3~G2011 F23 13~G2011	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF~G2102 K24—G0120-YLSD	45	J13-G4002 J13-G4002 J13-G4020 J13-G40102 YEZR E50 K13-G1121 J12-G2012 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2110 J10-G0112 K10-G1102 K10-G1102 K10-G112YEZR J10CF-G1210 J10CF-G11200 J10CF-G	IR DR=G1200 F41 ISTO=G1220 ISTO=G2101 NMOD ISTO=G2211 ITBS=G2211 ITBS=G2211 ICBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 J00=G2001 J00=G2001 J00=G2001 J00=G201 J10=G2002 J143=G1210 K03=G1101 J43=G2012
LOGICAL EQUATION S1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102 K24-G0120-YLSD IKF-G1101 IJBF-G2000	45	J13-G0002 J13-G0020 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G2006 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2010 J10-G0112 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1112 K10-G1112 K10-G1112 K10-G112 K10-G	IR DR=G1200 F41 ISTO=G1220 ISTO=G2101 NMOD ISTO=G2211 ITBS=G2211 ITBS=G2211 ICBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 J00=G2001 J00=G2001 J00=G2001 J00=G201 J00=G201 J143=G1210 K03=G1101 J43=G2012
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF~G2102 K24—G0120-YLSD IKF~G1101 JJBF~G2000 J01—G0010-E21	45	J13-G0002 J13-G0020 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G2006 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2010 J10-G0112 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1112 K10-G1112 K10-G1112 K10-G112 K10-G	IR DR=G1200 F41 ISTO=G1220 ISTO=G2101 NMOD ISTO=G2211 ITBS=G2211 ITBS=G2211 ICBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 J00=G2001 J00=G2001 J00=G2001 J00=G201 J00=G201 J143=G1210 K03=G1101 J43=G2012
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF~G2102 K24—G0120 YLSD IKF~G1101 IJBF~G2000 J01—G0010-E21 J02—G0101	45	J13-G0002 J13-G0020 J13-G0102 YEZR E50 K13-G1121 J12-G2012 K12-G2006 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2010 J10-G0112 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1102 K10-G1112 K10-G1112 K10-G1112 K10-G112 K10-G	IR DR=G1200 F41 ISTO=G1220 ISTO=G2101 NMOD ISTO=G2211 ITBS=G2211 ITBS=G2211 ICBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 J00=G2001 J00=G2001 J00=G2001 J00=G201 J00=G201 J143=G1210 K03=G1101 J43=G2012
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT quals followed by \$1001) 3-G2020 3-G2111 3-G2011 F23 13-G1201 13-G1210 2-G1012 2-G2001-F51 2-G2011-Y25F2 2-G2011-F23-F24	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102 K24-G0120-YLSD IKF-G1101 IJBF-G2000 J01-G0010-E21 J02-G0101 J02-G0201-F24	45	J13=G4002 J13=G4020 J13=G4020 J13=G4020 J13=G1102 YEZR E50 K12=G1212 J12=G2012 K12=G1202 K12=G0121 YEZR J11=G1201 K11=G2010 J10=G0112 K10=G1102 K10=G1122 YEZR J10=G1121 J10=G0112 YEZR J10=G0121 J1	IRDR=G1200 F41 ISTO=G1220 ISTO=G1210 INMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 J00=G2001 J00=G2001 J00=G2001 J00=G1200 E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 J43=G1210 K03=G1101 J40=G0022 (end of S1100)
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT cquals followed by \$1001) 3-G2020 3-G2101 3-G2011 F23 13-G1201 13-G1210 2-G2001 F51 2-G2011 F23 2-G2011 F23 2-G2011 F23 2-G2011 F23 2-G2001 F21	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102 K24—G0120-YLSD IKCF=G1101 IJBF=G2000 J01=G0010-E21 J02=G0201-F24 J02=G0201-E21	45	J13=G4002 J13=G4020 J13=G4020 J13=G4020 J13=G1102 YEZR E50 K12=G1212 J12=G2012 K12=G1202 K12=G0121 YEZR J11=G1201 K11=G2010 J10=G0112 K10=G1102 K10=G1122 YEZR J10=G1121 J10=G0112 YEZR J10=G0121 J1	IR DR=G1200 F41 ISTO=G1220 ISTO=G2101 NMOD ISTO=G2211 ITBS=G2211 ITBS=G2211 ICBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 J00=G2001 J00=G2001 J00=G2001 J00=G201 J00=G201 J143=G1210 K03=G1101 J43=G2012
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT quals followed by \$1001) 3-G2020 3-G2111 3-G2011 F23 13-G1201 13-G1210 2-G1012 2-G2001-F51 2-G2001-F51 2-G2001-F51 2-G2000 12-G1121	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102 K24-G0120-YLSD IKF-G1101 IJBF-G2000 J01-G0010-E21 J02-G0101 J02-G010-E21 J02-G010-E21 J02-G010-E21 J02-G010-YZNE J32-G1011	45 50 55 -	J13-G4002 J13-G4002 J13-G4002 J13-G4002 J13-G4002 J13-G4002 K13-G1121 J12-G2012 K12-G2012 K12-G0121 YEZR J11-G1201 K11-G2010 J10-G0112 K10-G1102 K	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G0200 IC41=G0200 J00=G2001 J00=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 J43=G1010 I40=G0022 (end of \$1100)
LOGICAL EQUATION S1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102 K24—G0120-YLSD IICF=G1101 IIBF=G2000 J01=G0010-E21 J02=G0201-F24 J02=G0201-F24 J02=G0100-YZNE J32=G01001 J32=G0101 J40=G1020	45	J13-G4002 J13-G4002 J13-G4002 J13-G4002 J13-G4002 J13-G4002 K13-G1121 J12-G2012 K12-G2012 K12-G0121 YEZR J11-G1201 K11-G2010 J10-G0112 K10-G1102 K	IRDR=G1200 F41 ISTO=G1220 ISTO=G1210 INMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 J00=G2001 J00=G2001 J00=G2001 J00=G1200 E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 J43=G1210 K03=G1101 J40=G0022 (end of S1100)
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102	45 50 55 -	J13-G4002 J13-G4002 J13-G4002 J13-G4002 J13-G4002 J13-G4002 K13-G1121 J12-G2012 K12-G2012 K12-G0121 YEZR J11-G1201 K11-G2010 J10-G0112 K10-G1102 K	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G0200 IC41=G0200 J00=G2001 J00=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 J43=G1010 I40=G0022 (end of \$1100)
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT quals followed by \$1001) 3=G2020 3=G2111 3=G2011-F23 13=G1210 13=G1210 2=G1012 2=G2001-F51 2=G2011-F23-F24 2=G2000 2=G1121 2=G2111-YEFZ 2=G2011-F23-F24 2=G2000 2=G1121 2=G2111-YEZR 1=G0102 1=G0201-E24	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102 K24—G0120-YLSD IKF=G1101 IJBF-G2000 J01=G0010-E21 J02=G0101 J02=G0101-E24 J02=G0101-E21 J02=G0111-YEZR J32=G1010-YZNE J32=G1011 J40—G1020 J40—G1210-YNZE J40—YQAA	45 50 55 -	J13-G4002 J13-G4002 J13-G4002 J13-G4002 J13-G4002 J13-G4002 K13-G1121 J12-G2012 K12-G2012 K12-G0121 YEZR J11-G1201 K11-G2010 J10-G0112 K10-G1102 K	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G0200 IC41=G0200 J00=G2001 J00=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 J43=G1010 I40=G0022 (end of \$1100)
LOGICAL EQUATION S1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102 K24—G0120-YLSD IKCF=G1101 IJBF=G2000 J01=G0010-E21 J02=G0201-F24 J02=G0201-F24 J02=G0100-YZNE J32=G1011 J40=G1020 J40=G1210-YNZE J40=YQAA J41=G0200	45 50 55 60	J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G102 YEZR E50 K13-G1121 J12-G2012 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2011 K11-G2110 J10-G0112 K10-G1102 K10-G1121 JDCF-G1201 JDC	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G0200 IC41=G0200 J00=G2001 J00=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 J43=G1010 I40=G0022 (end of \$1100)
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102	45 50 55 -	J13-G4002 J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G4020 K13-G1121 J12-G2012 K12-G2020 K12-G2020 K12-G2020 K12-G2012 K11-G2011 K11-G2011 K11-G2011 J10-G0112 K10-G1102 K10-G1102 K10-G1102 K10-G112 J10-G0112 J10-G01	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G1210 INMOD ISTO=G2211 ITBS=G2110 ITBS=G2011 IC40=G0120 IC41=G2002 IC41=G2002 IO0=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G1210 K03=G1101 J40=G0022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT Quals followed by \$1001) 3=G2020 3=G2111 3=G2011-F23 13=G1210 13=G1210 12=G2001-F51 2=G2011-YBFZ 2=G2001-F23-F24 12=G2000 12=G1121 12=G2111-YEZR 1=G0121 1=G0111-YEZR 1=G0111-YEZR 1=G0111-YEZR 1=G0111-YEZR 1=G0112-YEZR	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102	45 50 55 60	J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G102 YEZR E50 K12-G121 J12-G2012 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2010 J10-G0112 K10-G1102 K10-G1121 IDCF-G1201 IDCF-G1201 IDCF-G1201 IXBF-G121 IXBF-G121 K24-G2121 K30-G2011 F23 LOGICAL EQUA STATE OF MAC equals followed by S1101) 13-G2111	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 IO0=G2001 IO0=G2001 IO0=G2001 IO0=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2121 I43=G1210 K03=G1101 J40=G0022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102 K24-G0120-YLSD IKCF-G1101 J1BF-G2000 J01-G0010-E21 J02-G010-E21 J02-G010-E21 J02-G010-YZNE J32-G100-YZNE J32-G100-YZNE J32-G101-YZE J40-YQAA J41-G0200 J42-G1112 J43-G0100	45 50 55 60	J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G102 YEZR E50 K12-G121 J12-G2012 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2110 J10-G0112 K10-G1102 K10-G112YEZR J10-F-G121 J10-F-G121 J10-F-G1200	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 J00=G2001 J00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 J43=G1101 J40=G0022 (end of S1100) TIONS—SUBROUTINE HINE—S1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT quals followed by \$1001) 3-G2020 3-G2111 3-G2011 F23 13-G1201 13-G1201 2-G1012 2-G2001-F51 2-G2011-YBFZ 2-G2011-YBFZ 2-G2011-YBFZ 1-G0102 1-G01021 1-G2111-YEZR 1-G0112-YEZR	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102 K24—G0120 YLSD IICF=G1101 IIBF=G2000 J01—G0010-E21 J02—G0101 J02—G0201-F24 J02—G0100-YZNE J32—G0100-YZNE J32—G0100-YZNE J40—G1210-YNZE J40—G1210-YNZE J40—G1210-YNZE J40—G0200 J41—G0200 J42—G1112 J43—G0100 J43—G01100 J51—G1101	45 50 55 -	J13-G4002 J13-G4002 J13-G4002 J13-G4020 J13-G4002 J13-G4002 K13-G1121 J12-G2012 K12-G2020 K12-G2020 K12-G2020 K12-G2020 K12-G2020 K12-G2012 K11-G2011 K11-G2011 K11-G2011 J10-G0112 K10-G1102 K10-G1102 K10-G112 J10-G-G112 J10-G-G112 J10-G-G112 J10-G-G112 K24-G2121 K30-G2011-F23 LOGICAL EQUA STATE OF MAC equals followed by \$1101 J3-G2111 J3-G2111 J3-G0120 (13-G1211	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G1210 INMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 IC40=G0120 IC41=G2002 IC41=G2002 IO0=G2001 IO0=G2001 IO0=G1200-E41 YEZR IO1=G0002 I24=G1102 I43=G1210 K03=G1101 I40=G0022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102 K24-G0120-YLSD IKCF-G1101 J1BF-G2000 J01-G0010-E21 J02-G010-E21 J02-G010-E21 J02-G010-YZNE J32-G100-YZNE J32-G100-YZNE J32-G101-YZE J40-YQAA J41-G0200 J42-G1112 J43-G0100	45 50 55 -	J13-G4002 J13-G4002 J13-G4020 J13-G9102 YEZR E50 K13-G1121 J12-G2012 K12-G1202 K12-G1202 K12-G1201 K11-G2011 K11-G2011 K11-G2011 J10-G0112 K10-G1102 K10-G1102 K10-G1121 IDCF-G1201 IKBF-G121 IKBF-G121 IKBF-G121 IKBF-G121 LOGICAL EQUA STATE OF MACI equals followed by S1101) 13-G2111 13-G2111 13-G1201	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G1210 INMOD ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 J00=G2001 J00=G2001 J00=G1200 E41 YEZR J01=G0002 J24=G1102 J43=G212 J43=G212 I43=G212 I43=G1101 J40=G0022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102	45 50 55 60	J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G102 YEZR E50 K12-G1201 K12-G2012 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2011 K11-G2011 K11-G2110 J10-G0112 K10-G112 K10-G112 L0CF-G1200 F41 IKBF-G121 IKBF-G121 K50-G2011 F23 LOGICAL EQUA STATE OF MAC equals followed by S1101 J3-G211 J3-G120 L13-G1201 L13-G1202 L12-G1002	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 IC41=G2002 IO0=G2001 I00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 I43=G1010 I40=G0022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102 K24-G0120-YLSD IKF-G1101 IJBF-G2000 J01-G0010-E21 J02-G0101 J02-G010-E21 J02-G010-E21 J02-G0100-YZNE J32-G1011 J40-G120 J40-G1210-YNZE J40-YQAA J41-G0200 J42-G1112 J43-G0100 J51-G1101 K00-YQAA K40-G0121	45 50 55 60	J13-G4002 J13-G4002 J13-G4020 J13-G9102 YEZR E50 K13-G1121 J12-G2012 K12-G1202 K12-G1202 K12-G1201 K11-G2011 K11-G2011 K11-G2011 J10-G0112 K10-G1102 K10-G1102 K10-G1121 IDCF-G1201 IKBF-G121 IKBF-G121 IKBF-G121 IKBF-G121 LOGICAL EQUA STATE OF MACI equals followed by S1101) 13-G2111 13-G2111 13-G1201	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G1210 INMOD ISTO=G2211 ITBS=G2110 ITBS=G2011 IC40=G0120 IC41=G2002 IO0=G2001 IO0=G2001 IO0=G2001 IO0=G1200 E41 YEZR IO1=G0002 I24=G1102 I43=G1210 K03=G1101 I40=G0022 (end of S1100) TIONS—SUBROUTINE HINE—S1101—FIG. 25 J43=G2202 K24=G102 K40=* K41=G0011 K50=G0002
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102 K24—G0120 YLSD IKF=G1101 IJBF=G2000 J01—G0010-E21 J02—G0101 J02—G0101 J02—G0101 J02—G0101 YEZR J22—G0100 YZNE J32—G0101 J40—G1210-YNZE J40—G1210-YNZE J40—YQAA J41—G0200 J42—G1112 J43—G0100 J51—G1101 K00—YQAA K40—G0121 K40—G0111 K40—K40—K40—K40—K40—K40—K40—K40—K40—K40—	45 50 55 60	J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G4020 J13-G4020 K13-G1121 J12-G2012 K12-G2012 K12-G202 K12-G2012 K12-G2012 K11-G201 K11-G2011 K11-G2011 K11-G2011 J10-G0112 K10-G1102 K10-G1102 K10-G1102 K10-G112 J10-F-G1120 J10-F-G1120 J10-F-G1120 J10-F-G1120 K24-G2121 K50-G2011-F23 LOGICAL EQUA STATE OF MAC cquals followed by S1101 J3-G2111 J3-G2120 [13-G1202 12-G0012-YEZR	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2211 ITBS=G2211 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G0200 IC41=G0200 IC41=G1002 J00=G2001 J00=G1200 E41 YEZR J01=G0002 J24=G1102 J43=G2121 J43=G2121 I43=G2112 I43=G1101 J40=G0022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102 K24—G0120 YLSD IKF=G1101 IJBF=G2000 J01—G0010-E21 J02—G0101 J02—G0101 J02—G0101 J02—G0101 J02—G0101 J02—G0100 YZNE J32—G1101 J40—G1020 J40—G1210-YNZE J40—YQAA J41—G0200 J42—G1112 J43—G0100 J51—G1101 K00—YQAA K40—G0121 K40—G0121 K40—G0121 K40—G0121 K40—G0121 IRDR=G2012 ISTO—G2212 ITBS—G0001-F24	45 50 55 60 65 88 70 8	J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G4020 J13-G4020 K13-G1121 J12-G2012 K12-G2020 K12-G2020 K12-G2020 K12-G2020 K12-G2021 K11-G2010 K11-G2011 K11-G2010 K11-G2011 J10-G0112 K10-G1102 K10-G1102 K10-G112 J10-G0112 J10-G01	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 IO0=G2001 I00=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 J43=G2012 J43=G1101 J40=G0022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102 K24-G0120-YLSD IKF-G1101 JIBF-G2000 J01-G0010-E21 J02-G0101 J02-G0201-F24 J02-G0201-F24 J02-G0100-YZNE J32-G1011 J40-G1020 J40-G1210-YNZE J40-G120-YNZE J40-G1210-YNZE J43-G0021 J43-G0100 J51-G1101 K00-YOAA K40-G0121 K40-G0121 K40-G0121 K40-G0121 IRDR-G2012 ISTO-G2212 ITBS-G0001-F24 ITKB-G1002	45 50 55 60 65 11 88 70 88	J13=G4002 J13=G4002 J13=G4020 J13=G102 YEZR E50 K13=G1121 J12=G2012 K12=G2012 K12=G1202 K12=G1201 K11=G2011 K11=G2011 K11=G2011 K11=G2011 J10=G0112 K10=G1102 K10=G112 K10=G112 K10=G112 K10=G121 IDCF=G1200 F41 IKBF=G1120 K02=G1001 K24=G121 K30=G1001 LOGICAL EQUA STATE OF MACI equals followed by S1101) 13=G2111 13=G0120 13=G1211 (13=G1201 12=G0012-YEZR 112=G0102-YBFZ 11= 111=G1012-YEZR 111=G101	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2211 ITBS=G2211 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G0200 IC41=G0200 IC41=G0200 IC41=G1002 J00=G2001 J00=G1200 E41 YEZR J01=G0002 J24=G1102 J43=G2121 J43=G2121 I43=G2112 I43=G1101 J40=G0022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	001 - FIG. 22 ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF=G2102 K24—G0120 YLSD IKF=G1101 IJBF=G2000 J01—G0010-E21 J02—G0101 J02—G0101 J02—G0101 J02—G0101 J02—G0101 J02—G0100 YZNE J32—G1101 J40—G1020 J40—G1210-YNZE J40—YQAA J41—G0200 J42—G1112 J43—G0100 J51—G1101 K00—YQAA K40—G0121 K40—G0121 K40—G0121 K40—G0121 K40—G0121 IRDR=G2012 ISTO—G2212 ITBS—G0001-F24	45 50 55 60 65 J	J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G102 YEZR E50 K12-G121 J12-G2012 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2010 K11-G2010 K11-G2010 K11-G2010 K11-G2011 K11-G2110 J10-G0112 K10-G112 J10-G0112 J10-G0121 J10-G0121 J10-G1120 J10-G	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 IO0=G2001 IO0=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 I43=G2012 I40=G022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102 K24-G0120-YLSD IKF-G1101 JIBF-G2000 J01-G0010-E21 J02-G0101 J02-G0201-F24 J02-G0201-F24 J02-G0100-YZNE J32-G1011 J40-G1020 J40-G1210-YNZE J40-G120-YNZE J40-G1210-YNZE J43-G0021 J43-G0100 J51-G1101 K00-YOAA K40-G0121 K40-G0121 K40-G0121 K40-G0121 IRDR-G2012 ISTO-G2212 ITBS-G0001-F24 ITKB-G1002	45 50 55 60 65 J	J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G4020 J13-G1121 J12-G2012 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2011 K11-G2011 K11-G2011 K11-G2011 J10-G0112 K10-G1102 K10-G1102 K10-G112 J10-G0112 J11-G0112 J1	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G1210 INMOD ISTO=G2211 ITBS=G1210 ITBS=G2011 IC40=G0120 IC41=G2002 IJ00=G2001 IJ00=G2001 IJ00=G2001 IJ00=G2001 IJ00=G1200 E41 YEZR IJ01=G0002 IJ43=G1102 I43=G1101 I40=G0022 (end of S1100) TIONS—SUBROUTINE HINE—S1101—FIG. 25 J43=G2202 K24=G1112 K40=* K41=G0211 K50=G0002 IDCF=G0012 IDCF=G0012 IKBF=G00012 IKBF=G00012 IRDR=G0012 IRDR=G0112
LOGICAL EQUATION \$1 LOGICAL EQUATI DIGIT	ONS—SUBROUTINE ENTER S1001—FIG. 22 IESF-G2102 K24-G0120-YLSD IKF-G1101 JIBF-G2000 J01-G0010-E21 J02-G0101 J02-G0201-F24 J02-G0201-F24 J02-G0100-YZNE J32-G1011 J40-G1020 J40-G1210-YNZE J40-G120-YNZE J40-G1210-YNZE J43-G0021 J43-G0100 J51-G1101 K00-YOAA K40-G0121 K40-G0121 K40-G0121 K40-G0121 IRDR-G2012 ISTO-G2212 ITBS-G0001-F24 ITKB-G1002	45 50 55 60 65 70 K K J	J13-G4002 J13-G4002 J13-G4020 J13-G4020 J13-G102 YEZR E50 K12-G121 J12-G2012 K12-G1202 K12-G0121 YEZR J11-G1201 K11-G2010 K11-G2010 K11-G2010 K11-G2010 K11-G2011 K11-G2110 J10-G0112 K10-G112 J10-G0112 J10-G0121 J10-G0121 J10-G1120 J10-G	IRDR=G1200 F41 ISTO=G1220 ISTO=G1220 ISTO=G2211 ITBS=G2011 ITBS=G2011 YBFZ ITSB=G2011 IC40=G0120 IC41=G2002 IO0=G2001 IO0=G1200-E41 YEZR J01=G0002 J24=G1102 J43=G2012 I43=G2012 I40=G022 (end of \$1100) TIONS—SUBROUTINE HINE—\$1101—FIG. 25

	_ -
J21=G0001	K02=G0111
J22=G0201	(end of \$1101)
J23-G1201	•
J24-G1122	
J32-G0001	
J32-G0210-F21	
J41=G1002	

LOGICAL EQUATIONS—SUBROUTINE MBB S1110—FIG. 26

(equals followed by \$1110)	
J13=G 20 11	IDCF-G1316-E41
J13-G0112-YBFZ	ffCF=G0002-E40
K13-G2100	IICF=G1121
K13=G2010-E41-YEZR	IICF=G1211
J12=G1211	J00-G0011
J12=G0200 E40 YDNE	J32-G0121
J12=G1200 F41 YEZR	J40-G1121
K12=G1200	J41=G1102
K12=G1111	K01-G0011
K12=G1221 YDNE	K03=G1001 F41 YEZR
J11≔G0122	IRDR=G1002:F41
/11=G0221-E40-YDNE	IRDR-G1310 E41
III-GII00-YMOD	IRDR-G0003 E40
K11=G0012	IRDR-G0122
K11G1120-E41-YEZR	ISTO-G2002
J10—G0212	1STO-G2210
K10=G2211	ITRA=G0121
C40-G0202	K32-G1211
C40=G1022	K50=G0121
C41=G2002	K41-G1111
C41=G2210	(end of \$1110)
DCF=G1002:F41	

LOGICAL EQUATIONS—SUBROUTINES DIGIT ENTRY POSITION—EXPONENT UPDATE & DIVIDE INITIALIZE—SIIII—FIGS. 27 & 28

(equals followed by S1111)	
J13=G2110	IESF=G0310
K13-G2010	1ESF-G2010
K13=G2001:YLSD	IIBF=G0202
J13=G02¶0	IICF=G0200
J12=G1201-YLSD	IKBF=G1200
J12=G1211 YBFZ	IRDR=G0212
J12-G1210-E50	ISTO=G2001
K12=G0102	ISTO=G2122
K12=G1112	1JBF-G0120
KIZ=G2I10·YBFZ	J24-G1200-F50
/11=G0102	J32=G2011
K11-G0211	J43=G1120
K11=G0112	J43=G0021
J10=G1102	J43-G2001-YLSD
J10=G1210	J50G1122
K1 0= G0001	K01~G0000·YBFZ
K10=G1211	K01=G1200·G1002
K10-G1021 YLSD	K02=G0000 YBFZ
ICCF - G2010	K03-G1[3]
IC40=G2012	K24-G1200·F50
IC40≃G1121	K24-G1002
IC41=G2012	K50G1112
C41=G0210	(end of \$1111)
IDCF=G1102	

FLIP-FLOP DRIVER AND GATING

As indicated above, the calculator includes a plurality of flip-flops. A number of different bistable devices may be used 70 for these flip-flops, but preferably, all of the flip-flops are constructed in the form of the J-K flip-flop illustrated in FIG. 29. This particular flip-flop has several distinct advantages which make it desirable in the calculator and in other situations where bistable devices are used.

In connection with the description of the flip-flop, it should be noted that the calculator has two general power sources, a direct current source, and a clock source which delivers pulses at a frequency of 700 kilocycles. The flip-flop has two J-K input terminals labeled R & T respectively in FIG. 29, which receive drive pulses. The two E-F output terminals 29S and 29U respectively which alternatively conduct a signal from the direct current source, and the particular one of the E and F terminals which conducts the direct current signal is determined by which of the J-K input terminals received the most recent pulse.

As explained below, input pulses at J or K cause output signals at F or E respectively, and simultaneous pulses at J and K cause the signals at E and F to reverse.

The change in signals at E and F caused by pulses at J or K or both J and K occurs at the end of the pulse which causes the change. In other words, where the E terminal is conducting a direct current and an input pulse is connected to the K terminal, the first portion of the input pulse preconditions the flip-flop to change state, and the preconditioned flip-flop changes state at the end of the pulse to a condition with the F terminal conducting the direct current and the E terminal not conducting. Because of this mode of operation, it is possible to exchange the contents of two flip-flops directly during a single clock interval. For instance, where F40 and E24 are conducting before a clock interval, the connection of F40 to J24 and the connection of E24 to K40 during the clock interval will cause the E24 signal to be transferred into flip-flop 40 and the F40 signal to be transferred into flip-flop 24 simultaneously at the end of the clock interval.

The actual operation of the flip-flop will be understood with reference to FIG. 29 where reference letters appear which are prefixed herein by the FIG. number and with reference to FIG. 29' where the direct current output of terminal F is plotted on a time scale against input pulses at terminals J and K.

The direct current output at terminal E is the reverse of the F terminal output. It will be noted from this description that this J-K flip-flop may be used without two diodes in situations where an R-S flip-flop is desired, an R-S flip-flop being the type of flip-flop in which the E-F outputs resulting from simultaneous J-K inputs (called R-S inputs) are not predictable.

Resistors 29C, 29D, 29F, and 29H in conjunction with transistors 29B and 29G comprise a standard flip-flop.

Transistors 29A, 29J, resistors 29X, 29M, and capacitors 29L, 29N make up two identical flip-flop drivers, one for each side of the flip-flop. Diodes 29P and 29Q result in the standard "J-K" flip-flop whereas the elimination of 29P and 29Q will result in a standard "R-S" flip-flop.

Assume that the diodes 29P and 29Q are connected and that the flip-flop input signals are in the period To of FIG. 29' i.e., clock high, 29A, 29B and 29J nonconducting, and 29G conducting. At t=0+, an input is provided at the J input, 29R. Transistor 29A will conduct causing the junction of 29L and 55 29X to assume a potential more negative than Vcc. Transistor 29B will become reverse biased, but remain cutoff. Current passing upward through 29L will result in the voltage across 29L decreasing from its initial value of +Vcc. The application of an input at 29R has not yet affected the state of the flip-60 flop. When the signal at 29R is removed or interrupted, transistor 29A is turned off. In regaining the charge lost when 29A was on, 29L conducts via 29X and the base of 29B. (A small current flows in 29H, but is not relevant in this discussion) The current flowing into 29B turns it on, resulting in the 65 flip-flop changing states from "0" to "1." (The signal at terminal E goes from 1 to 0, and the signal at terminal F goes from 0 to 1)

During time t_1 no input signals occur and the flip-flop remains in the "1" state. However, the input at 29T during t_1 will result in the flip-flop changing states from a "1" to a "0."

Thus far, diodes 29P and 29Q have had no effect on circuit operation. However, during t_3 inputs occur simultaneously at 29R and 29T. Since 29G is conducting and 29B is cutoff, the current that would normally enter the base of 29J is diverted 75 into the collector of 29G by 29Q. During t_3 , the circuit will

respond precisely as it did during t_0 . Correspondingly, during 14, diode 29P will conduct and the circuit will respond as it did during t2.

The voltage at Vc during the first portion of any time period t_n is set to eliminate the deleterious effects of noise on the 5 input lines. Transistors 29A and 29J cannot conduct until their input lines are more positive than Vc. Vc is typically set at +2.2 volts.

The currents entering 29R and/or 29T can be interrupted to 29G respectively by switching Vc more positive than the open circuit input signal at 29R or 29T, or by diverting the input current with diodes (as indicated in dashed lines in FIG. 29) or transistors

The transistors 29A and 29J, in addition to providing noise immunity, operate as power amplifier. Signals need only be present long enough to guarantee that the charge on 29L or 29N be sufficient to guarantee switching of 29B or 29G respectively. The gating circuit dissipates no standby power.

Since switching is initiated by turning 29A and 29B off, it is evident that any "hazards" or false input signals occuring at the flip-flop inputs will be ignored as long as the transistors 29A and 29B remain cutoff.

INSTRUCTION LINES AND INSTRUCTION DRIVERS

As mentioned above in connection with the description of FIG. 9, and in the explanation of the meaning of logical equations, transistor drivers such as 9D are used for driving each of the instruction lines. Similar transistor drivers are used for 30 driving each of the subroutine drive lines such as the transistor driver for the S0101 drive line in FIG. 9. As indicated in 9A and 9C, the transistor drivers are turned on by selected combinations of output gates of the flip-flops, and as indicated in 9E, the instruction signal will advance one flip-flop or a combination of flip-flops one step in a sequence determined by the levels existing in the flip-flops and/or levels originating exterior to the flip-flops at the onset of the instruction signal. Any given flip-flop can respond to more than one instruction, and 40an instruction can effect more than one flip-flop.

The transistor driver 9D and the corresponding driver for S0101 consist of two transistors 9G and 9H and a resistor 9L. A signal in the base of transistor 9G will cause current to flow in the collector of 9G and the base of 9H. Transistor 9H will 45 turn on connecting the drive line 9K to the 15-volt emitter supply voltage of transistor 9H. Current will then flow through the combinatorial logic resistors 9B to effect the desired responses in devices which receive the drive signal; these devices may, of course, be flip-flops, qualifier gates, or other 50 instruction drivers.

The use of these drivers provides two distinct advantages. The amplifying power of each driver provides a "power supply" for the group of devices driven by the driver directly at the input of that group of devices, and since this "power sup- 55 ply" is turned off at all times when the group of devices is not in use, the power consumption of the calculator is greatly reduced. In this regard, it will be noted that the calculator includes 16 transistor drivers for the subroutine drive lines and 29 drivers for the instruction lines, but of these 45 "power supplies," only a small portion of these "power supplies," typically two to five, are supplying power at any given time.

Secondly, the drivers provide noise immunity in the system because the controlled voltage, indicated as 2.2 volts in FIG. 9, at the emitter of transistor 9G provides a controlled threshold which signals must exceed before the driver turns on. Thus, the input voltage at the base of 9G must exceed 2.2 volts before 9G turns, thereby excluding noise below 2.2 volts.

Transfer VECTORS

In order for one portion of a computing system (hereafter called the common subroutine) to be used by several other portions of the system, information (hereafter called the transfer vector) for control upon exit from the common 75 condition, the following commands are given.

subroutine must be originated and placed in a storage area before entering the common subroutine. Control can then be directed to the common subroutine. Upon completion of the common subroutine, the transfer vector is recalled from storage and analyzed (decoded) to direct control to the prescribed place.

Except for the process of decoding the transfer vector, the process is analogous to executing a "transfer and set index," cause transferral of information from 29L or 29N to 29B or 10 "open ended" computer subroutine followed by a "transfer with a tag" instruction upon completion of the open ended subroutine.

In the general purpose computer, the transfer vector contains either sufficient binary bits to define every possible memory location in the machine, e.g., IBM 7094, or sufficient bits to define a large number of memory locations so that an indirect addressing technique can be used to direct control to any of the possible memory locations. The technique to be 20 here used in the calculator differs from these methods in that the number of bits in the transfer vector need only be as large as the LOG₂ (or the next integer above LOG₂ if the LOG₂ is not an integer) of the number of different transfer vectors. Thus, the transfer vector stored upon entry to a common 25 subroutine is an encoded binary number, and when the subroutine is completed, the encoded binary number is recalled from storage, decoded and used to direct control to the next routine.

The procedure by which the transfer vector is used in the calculator will be apparent from the following sequence of steps:

A. ENTRY—The transfer procedure is entered by giving an ICAL instruction which causes the following instructions to occur simultaneously.

- 1. 1111→SFF—All subroutines are entered at condition 17 of the primary flip-flops. PFF entry information is accumulated in the calling routine.
- 2. ITSB(SFF →BFF without changing F24)—is determined by the (F24) and (BFF). (F24) is fixed by the calling routine, while (BFF) became (SFF) via ITSB. Each subroutine call is given from a different state as defined by (F24) and (BFF). Thirty transfer vectors are possible since two [11111, 01111] are used by the return transfer vector routine
- 3. 111→F43, F42, F41. This condition of F41, F42, and F43 selects the IAS location of auxiliary register MEMO or MEM1 as the location in which the transfer vector will be stored. The calling routine puts 0 → F40 for zero order subroutines or $1 \rightarrow 40$ for first order subroutines.
- 1200 → (SFF)—Each subroutine is entered with (CFF)=D₉ or E₁, that is, the MSD of the mantissa or characteristic. This procedure is taken to standardize the calling process.
- 5. ISTO—The transfer vector determined in part 2 is stored in the memory location determined in part 4.

B. RETURN—The transfer vectors stored in MEM 0 IAS or MEM 1 IAS are recalled and decoded so that control can be sent to the proper location depending on the location from which the common subroutine was entered. The LSB of the SFF (F10) defined whether the subroutine is a zero order subroutine, (F10)=0, or a first order subroutine, (F10)=1. The return of the transfer vector is started by the giving of in-65 struction IRTN which issues the following instruction simultaneously.

- 1. 1000→PPF—The decoding of the transfer vector is done in the subroutine \$1000.
- 2. 1200 → CFF—This establishes the MSD on exit.
- 3. 1111 → SFF—To be used during decoding.
- 4. 110 → F43, F42, F41, and F10 → F40.
- 5. IRDR, which reads the transfer vector into the BFF.
- C. DECODE—As a result of steps B₁-B₅, the transfer vector appears in the BFF, and control is sent to \$1000. From this

31

- ITBS—The transfer vector is sent to SFF for decoding. It will be decoded from SFF rather then BFF because the gates G0000 to G2221 can be used.
- 2. ITVF if (F24)=1, or ITVE if (F24)=0—This is the actual decode command, However, the transfer vector as defined by (F24) and (SFF) is either 01111 or 11111, and in either case, the command ITVF or ITVE attempts to send control to S1000. Were it not for the ITBS given in step C1, the machine would lock up in S10000. The ITBS puts the actual transfer vector into the SFF and the next clock period finds the real transfer vector in (F24) and (SFF) so that the decode can return control to the desired location.

DISPLAY

The digits 0-9 and the minus sign can be generated on the CRT from the basic "E" trace shown in FIG. 30. This figure shows two E's above each other because this configuration is used in the calculator to trace the two lines of numbers corresponding to (KBD) and (ANS) simultaneously. Any number of E traces could be generated above each other depending entirely upon system requirements. By placing E traces front to back as shown by the light lines in FIG. 31, a crosshatch pattern if formed. Proper modulation of two successive front to back E traces results in generation of the digits 0-9 as shown in FIG. 31.

The circuitry for beam deflection and modulation is shown in FIGS. 32-35. FIG. 35 shows a standard biasing arrangement for a 3RP1 cathode-ray tube. The control grid (PIN2) is connected to —volts volts and then the CRT beam is turned on by applying an input to IACE. Three deflection signals are sufficient to generate the E trace. They are left, right, and down signals which are applied to pins 7, 6, and 9 respectively, of the 3RP1 CRT. These three signals are generated by the left deflection circuit, (FIG. 32), the down deflection circuit, (FIG. 33), and the right deflection circuit, (FIG. 34).

Each deflection circuit consists of a resistor 32A, 33C or 34E connected to a high voltage (+1,200) source which charges a capacitor 32B, 33D, or 34F. Since the deflection voltages are small in comparison to the high voltage supply, the signals are essentially linear. To restore any of the three traces it is necessary to apply signals to transistors 32C, 33H, or 34J. This will discharge the capacitors and prevent further buildup of waveforms. Both the left defection circuit and the down deflection circuit have the ability to interrupt or "hold" a waveform by applying a signal to transistors 32K or 33L. This diverts the current that would normally charge the capacitors 32B or 33D. Diodes 32M and 33N prevent the 50 capacitors from discharging.

One way to generate the E trace (FIG. 30) is to apply signals at IDHL and IDHD to hold the left and down traces. During this time no signal is applied to IDRR and the beam traces out a horizontal line 30P. During the next time interval IDDR turns on to restore the right trace 30Q. IDRR remains on while the signals at both IDHL and IDHD are removed. The beam thereupon traces out the skewed line 30R. The process is continued until the down trace must be restored 30S. Similarly, when the leftmost excursion has been reached, a signal at IDRL will restore the left trace.

The details of forming the modulating waveforms are shown above in connection with the display routine.

CLOCK CIRCUIT

As mentioned above, the calculator employs a clock circuit which controls the timing at which events occur. A variety of different clock circuits might be used. However, the clock illustrated by FIGS. 36 and 37 is preferred because it operates at the desired high frequency, 700 kilocycles, and because it provides good control of pulse shape and frequency stability with changes in supply voltage.

Referring in detail to FIG. 36, the clock circuit includes a transformer having N turns in the primary per turn of the 75

32

secondary with a diode 36D, a capacitor 36C, and a resistor $36R_{\rm eff}$ in the primary circuit. The primary is connected to the secondary through a grounded base transistor $36Q_2$ and a resistor $36R_{\rm esc}$. Positive input voltage VCC is connected to the primary, and negative input voltage VBB is connected to the secondary through resistor $36R_1$ which is grounded through resistor $36R_2$. The secondary and the junction between $36R_1$ and $36R_2$ are connected to the base of a transistor $36Q_1$. The emitter of $36Q_1$ is grounded, and the collector of $36Q_1$ forms the output terminal for clock pulses.

The operation of the clock will be understood with reference to FIG. 37 where the collector voltage $Vc\ Q_2$ of $36Q_3$ is plotted on a time line above the collector current Q_2 of $36Q_3$. It should be noted that I_cQ_1 also has a DC component caused by $36R_{on}$ which is not illustrated in FIG. 37.

During t_{cm} in FIG. 37, the inductor current builds up from zero to ILX. When the blocking oscillator turns off, the inductor current goes through 36D and charges 36C. The capacity of 36C is very large, and the resultant voltage change across 36C is small.

Since L_m , the primary inductor, is discharging into a constant voltage, the di/dt is known. Since the initial current and the rate of decrease is known, one can determine when the current reaches zero. During the discharge time a voltage is induced into the secondary with a polarity causing $36Q_t$ to be reverse biased i.e., the dot side of the secondary goes positive. The magnitude of the voltage is large enough to keep $36Q_t$ off as long as current flow in the primary during t_{adt} . When the primary current reaches zero, the primary voltage abruptly goes from EP to Vcc (FIG. 37). Correspondingly, the secondary drops from (EP—Vcc/N) to zero. However, $36R_t$ and $36R_t$ are selected so that with no voltage across the secondary, $36Q_t$ is forward biased; thus, a new cycle is begun. The on time is determined from the equation

$$t_{\rm on} = \frac{L_{\rm m}(N-1)}{R_{\rm on}N^2} \tag{1}$$

At the end of ton, the magnetizing current is

$$ILX = \frac{Vcc}{L_{\rm m}} t_{\rm on} \tag{2}$$

During t_{aff} , the magnetizing current decreases at a rate given by

$$\frac{di_{l}}{dt} = \frac{Vc}{L_{m}}$$
 (3)

where i_1 is defined as the magnetizing current flowing in the primary and Vc is defined as the voltage across C. Note that C is large so that Vc changes by a very small amount. For practical purposes, Vc will be assumed to be constant, $t_{\rm eff}$ can be found from equations (2) and (3) by noting that ILX and di_1/dt are known, and that the off period ends when $i_1=0$.

$$t_{\rm off} = \frac{ILXL_{\rm m}}{Vc} \tag{4}$$

From equations (2) and (4) it follows that

$$t_{off} = \frac{Vcct_{on}}{Vc} \tag{5}$$

or

65

$$\frac{t_{on}}{t_{off}} = \frac{Vc}{Vcc} \tag{5a}$$

This says that the shaded areas A_1 and A_2 in FIG. 37 are equal. This must be so if the circuit is to work properly.

During t_{aff} , the average current i_{1AVE} entering D is

$$i_{lAVX}$$
=(ILX/2) (6)

It is permissible by superposition to assign the entire i_{LAFE} to go into 36C during t_{off} provided a discharge current i_2 flows from 36C through $36R_{off}$.

The total charge entering 36C is, during any given cycle, given by

$$Q_{ln} = \frac{ILX}{2} t_{ott} \tag{8}$$

or

The charge lost from 36C during any cycle is,

$$Q_{\text{out}} = i_2(t_{\text{on}} + t_{\text{off}}) \tag{9}$$

or

$$Q_{\text{out}} = \frac{Vc}{R_{\text{off}}} (t_{\text{on}} + t_{\text{off}}) \tag{10}$$

In order that equilibrium exist, the incoming charge must equal the outgoing charge.

$$Q_{\rm in} = Q_{\rm out} \tag{11}$$

or

$$\frac{ILX}{2}t_{\text{off}} = \frac{Vc}{R_{\text{off}}}(t_{\text{on}} + t_{\text{off}})$$
 (12)

However, ILX is given in equation (2) so that,

$$\frac{V_{cc} t_{on}}{2L_{m}} t_{off} = \frac{V_{c}}{R_{off}} (t_{on} + t_{off})$$
(13)

Also, Vc can be obtained from equations (5) as,

$$V_{c} = \frac{V_{cc} \ t_{on}}{t_{off}} \tag{14}$$

So that,

$$\frac{V_{cct_{on}} t_{off}}{2L_{m}} = \frac{V_{cc} t_{on}}{R_{off} t_{off}} (t_{on} + t_{off})$$
(15)

or

$$\frac{t_{\text{off}}}{2L_{\text{m}}} = \frac{t_{\text{on}} + t_{\text{off}}}{t_{\text{off}} R_{\text{off}}}$$
(15a)

Solving for Rott gives,

$$R_{\text{off}} = \frac{2L_{\text{m}}}{t_{\text{off}}} \left[1 + \frac{t_{\text{on}}}{t_{\text{off}}} \right] \tag{15b}$$

Notice that $t_{\rm eff}$ is independent of Vcc. This means that one will expect good frequency stability with respect to supply voltage changes. Also, notice that $t_{\rm eff}$ is a function of $t_{\rm eff}$. This means that one should first adjust $R_{\rm eff}$ to obtain the proper $t_{\rm eff}$ and then adjust $R_{\rm eff}$ to obtain the desired $t_{\rm eff}$. Also, it should be noted that the EP, the peak overshoot voltage, is maintained at an absolute minimum.

KEYBOARD ENCODING MATRIX

As mentioned above, information is entered in the calculator by depressing a plurality of keys which are divided into two groups, operand or number entry keys, and operator or data manipulation keys. Each key is associated with an electric switch which is closed when the key is depressed, and the switches are connected in a keyboard encoding matrix which 70 (1) provides a signal indicating that a key is down, and (2) generates a unique five-bit code identifying the key.

As illustrated in FIG. 38, the keyboard encoding matrix comprises five wires NQ20-NQ24 on which the five-bit code appears and a plurality of transverse wires connected to a plus 75

voltage Vcc with each transverse wire carrying a resistor 38D and connected to one of the operand keys and one of the operator keys. The transverse wires are code connected by diodes 38J to the wires NQ20-NQ23, and all of the operator keys are connected to the wire NQ24 through transistor 38E. It will be noted that the number of keys is less than the number of possible combinations of the five-bit code, and for this reason, six of the five-bit code characters are omitted as indicated by the phantom line connections in FIG. 38. The phantom components may be added to the matrix as where further functions and subroutines are added to the calculator for performing roots, exponential functions, and the like.

One side of each of the operator switches is connected, via wire 38B, to the base of transistor 38E, the emitter of which is grounded. The collector of 38E is connected directly to wire NQ24 and through a diode to terminal NKDN.

One side of each of the operand switches is connected, via wire 38C, to the base of transistor 38F whose emitter is grounded. The collector of 38F is directly connected to NKDN and connected through a diode and resistor 38H to +Vcc, and the resistor-diode junction is connected through a second diode to the base of transistor 38G. The emitter of 38G is grounded, and its collector is connected to a terminal YKDN. The plus sides of the zero operand and ERR operator keys are connected to a terminal YNZE.

With no switch 38A closed, signals at NQ20-NQ24, NKDN and YNZE are not at ground potential. Only the signal at YKDN is at ground potential as a result of the current through 38H which holds transistor 38G on at saturation. When any switch closes, current flows through a source resistor 38D and into the base of either transistor 38E or 38F depending on whether the switch is an operator switch or an operand switch. Whenever either of the transistors 38E or 38F turns on, 35 transistor 38G turns off causing the potential at YKDN to rise and indicate to the control logic that a key is down. At the same time, the signal at NKDN goes to ground through the collector emitter path of the transistor 38E or 38F which is on. The system logic then provides a delay period to eliminate the effect of contact bounce and then looks at NQ20f-NQ24 to determine which key is down. At the end of the delay period, the lines NQ20-NQ24 to form an encoded representation of the switch depressed. The lines representing logical zeros in the code are grounded via the encoding diodes 38J and the base-emitter path of one of the transistors 38E and 38F. The lines representing logical ones are not connected to ground.

TESTER

The calculator described herein is designed for use with a unique tester. The calculator will operate in its intended manner without the tester present. However, the tester can be plugged into the calculator for final check out of newly manufactured calculators and for testing components and subroutines of the calculator during maintenance and repair.

The tester has 23 similar components illustrated by the dashed box in FIG. 39 with one component for each of the calculator flip-flops except the flip-flops F60-F63. Each of these tester components has two terminals 39L and 39M corresponding to the E and F terminals of the flip-flop with which the tester component is to be used. These terminals 39L and 39M are physically connected together in multiterminal plugs which may be plugged into the calculator at 8DD for connection to the E-F terminals of the flip-flops Each of these tester components also has two manually operable switches 39S and 39X which may be manipulated during testing as explained below.

All of the 39S switches may be set to a predetermined condition of the 23 flip-flops to cause the calculator to run until the 23 flip-flops reach that predetermined condition and then stop. Use of this group of switches permits the testing of sequences of calculator steps since the switches can be set to stop calculator operation at any selected normal condition thereby verifying the fact that the calculator has gone through the steps necessary to reach that condition.

All of the 39X switches can be set to a predetermined condition of the 23 flip-flops to force the flip-flops into that predetermined condition. The 39X switches may thus be used to set the flip-flops in the last condition which they would assume before reaching the condition set on the 39S switches. The 39S and 39X switches may be used in this way to verify the fact that the calculator is performing properly in any desired step of any normal subroutine or operation.

As mentioned above, the tester has a plurality of output terminals NRUN, YRUN, YSST, NSST, YSSR, and YSSS which 10 are connected to the control logic of the calculator 8V at 8CC by a six-terminal plug so that the corresponding qualifier signals will be received by the control logic (see for instance YRUN in FIG. 12). These qualifier signals permit the tester to control the calculator as mentioned below. When the tester is 15 not in use, the tester plug may be replaced by a patch plug in the calculator which constantly supplies the qualifier signals, such as YRUN=1, indicating no control by the tester.

The tester also contains six manually operable switches for controlling specific calculator functions. The "dump" switch 20 39Z causes flip-flops to change state through the 39X switches. The "halt" switch 39F can be used to stop running operation of calculator steps in connection with single step, read, and store switches 39A, 39B, and 39C respectively, and the "conditional halt" switch causes the calculator to stop when it reaches the flip-flop conditions set on the switches 39S. The tester also includes a lamp 39V in each flip-flop component of the tester to indicate the instantaneous condition of the flip-flop. The detailed operation of the tester will be 30 understood from the following description.

The tester consists of a means for generating two single step qualifiers YSST and NSST from a single step switch 39A; a means for generating a single step read signal YSSR, 39B; and a single step store signal YSSS, 39C. In addition, two qualifiers NRUN and YRUN are formed by transistors 39D and 39E. A switch 39F will cause YRUN to become a logical "0" (zero volts) whenever it is in the halt position, because 39D will be off causing 39E to conduct. The signal YRUN will be a logical one when both 39F and 39G are in the run position since current through 39H will turn 39D on. When 39G is in the conditional halt position, current may or may not be on depending upon the input signals 39L and 39M coming from system flipflops. FIG. 39 shows three of the 23 flip-flop outputs connected to the tester (all but F63-F60 are connected in the ac- 45 tual tester). Current will flow into the base of 39D as long as there is a path from one of the conditional halt resistors 39N through a conditional halt diode 39P or 39Q, the conditional halt bus 39R and into 39D. Current may be interrupted in one of two ways. First, it can be interrupted by placing a condi- 50 tional halt switch 39S in the middle or "don't care" position or, it can be diverted from 39R by the flip-flop via diodes 39T or 39U. In the boxed area, current through 39N would not enter 39R as long as F01=0 (E01=1). Thus, by preselecting the condition halt switches, and setting 39G to the conditional 55 halt position, signal at YRUN will remain high until the conditions set in the conditional halt switches are met.

The lamp 39V indicates the state of a flip-flop connected to it. A bright condition occurs when the "E" or zero side of the flip-flop is zero volts or when the flip-flop is in the one condi- 60 tion. Resistor 39W maintains current through the lamp 39V and prevents switching surge currents.

The bottom three position switches 39X cause the conditions set therein to be set into the flip-flops by grounding the collectors to which they are connected via diodes 39Y when 65 switch 39Z is placed in the "dump" position. Diodes 39Y isolate the various flip-flops from each other. No change will occur in a flip-flop when its conditioning switch 39X is in the middle position.

1. A calculator having: a primary set of flip-flops for designating operating routines of the calculator; primary set control means for changing the condition of the primary set of flip-flops; a secondary set of flip-flops for designating a different sequence of operations to be performed in each operat- 75 ecuted in each of said subroutines, the selected plurality of

ing routine; secondary set control means connected to the secondary set of flip-flops for advancing the secondary set of flip-flops through each of these sequences of operations in response to the existing condition of the secondary set of flipflops, exterior signals, and elements controlled by the secondary set of flip-flops; and working control means connected to the secondary set of flip-flops for controlling arithmetic operations in response to the secondary set of flip-flops.

2. The calculator of claim 1 having: a common routine control means connected to the secondary set of flip-flops for changing the condition of the primary set of flip-flops; said common routine control means including means for setting the primary set of flip-flops to conditions designating common operating routines in response to a plurality of different conditions of the secondary set of flip-flops; and recording and reading means connected to the secondary set of flip-flops for recording a signal characteristic of the condition of the secondary set of flip-flops at the time of operation of the common routine control means and for reading the recorded signal at the end of a common operating routine; said recording and reading means having encoding means for transforming the signal read thereby into a signal denoting a condition which the primary set of flip-flops should assume after the common operating routine.

3. The calculator of claim 1 having: a random access memory; means for writing data into and reading data from the memory; and means connected between the reading means and the secondary set of flip-flops for energizing the reading means at irregular intervals responsive to the condition of the secondary set of flip-flops.

4. The calculator of claim 1 having: a power supply; a keyboard; keyboard encoders; means for performing arithmetic operations; a cathode ray tube for displaying the 35 results of said arithmetic operations; and a plurality of random access memories.

5. The calculator of claim 1 having: a plurality of groups of gates connected to the secondary set of flip-flops with one group of gates including the secondary set control means and working control means; normally "off" power means for each of the groups of gates; and means connected between the primary flip-flops and the power means for turning on one of the power means for each of the operating routines designated by the primary flip-flops.

6. An electronic calculator including an input unit, including a memory unit into which data may be written and from which data may be read, being responsive to data from the input unit and to operating states within the calculator itself for executing groups of one or more instructions to make selected calculations employing data from one or both of the input and memory units and to give an output indication of the results of those calculations, said groups of one or more instructions being executed in a plurality of subroutines including at least one common subroutine that is employed with a plurality of the remaining subroutines to make the selected calculations and provide an output indication of the results of those calculations, and including programming means for sequentially designating each group of one or more instructions to be executed in each of said subroutines, wherein said calculator is improved in that means is responsive to execution of at least one group of one or more instructions in each of said plurality of the remaining subroutines for writing a selected plurality of bits representing a required group of one or more instructions to be executed in a required subroutine upon completion of a designated common subroutine into the memory unit and in that means is responsive to completion of the designated common subroutine for reading this selected plurality of bits from the memory unit and decoding them for setting the programming means to designate the required group of one or more instructions in the required subroutine.

7. The calculator of claim 6 wherein the programming means comprises a group of flip-flops for sequentially designating each group of one or more instructions to be ex-

bits written into the memory unit is less in number than the plurality of bits provided by said group of flip-flops, and the selected plurality of bits read from the memory unit upon completion of the designated common subroutine is expanded for setting said group of flip-flops to designate the required 5 group of one or more instructions in the required subroutine.

- 8. The calculator of claim 7 wherein the selected plurality of bits written into the memory unit is provided by part of said group of flip-flops.
- 9. An electronic calculator including an input unit, including a memory unit into which data may be written and from which data may be read, being responsive to data from the input unit and to operating states within the calculator itself for executing groups of one or more instructions to make selected calculations employing data from one or both of the 15 input and memory units and to give an output indication of the results of these calculations, including a program register for sequentially designating each group of one or more instructions to be executed in a subroutine, including a memory access register for receiving information to be written into or read from the memory unit, including first transfer means for enabling at least a portion of the contents of the program register to be directly transferred into the memory access register, and including second transfer means for enabling at 25 least a portion of the contents of the memory access register to be directly transferred into the program register.
- 10. The calculator of claim 9 wherein said program register comprises a first group of flip-flops, said memory access register comprises a second and smaller group of flip-flops, said 30 first transfer means is connected between part of the first group of flip-flops and the second group of flip-flops for enabling the second group of flip-flops to be set to the state of said part of the first group of flip-flops, and said second flops and said part of the first group of flip-flops for enabling said part of the first group of flip-flops to be set to the state of the second group of flip-flops.
- 11. The calculator of claim 9 wherein said program register comprises a first group of logic elements, said memory access 40 register comprises a second and smaller group of logic elements, said first transfer means is connected between part of the first group of logic elements and the second group of logic elements for enabling the second group of logic elements to be set to the state of said part of the first group of logic elements, and said second transfer means is connected between the second group of logic elements and said part of the first group of logic elements for enabling said part of the first group of logic elements to be set to the state of the second group of 50 logic elements.
 - 12. A calculator comprising:

input means for entering information into the calculator; memory means for storing information in the calculator;

- processing means for performing a plurality of different routines, each having a different sequence of states, to make different calculations and for executing a plurality of different instructions, one or more being executed during one or more states of each routine, to perform the different routines:
- a primary set of logic elements having a plurality of different operating conditions for designating the different routines to be performed by the processing means;
- a secondary set of logic different operating conditions for sequentially designating the states of each routine 65 designated by the primary set of logic elements;
- said processing means including control means responsive to the operating conditions of the primary and secondary sets of logic elements, operating conditions of the processing means, and information from the input or 70 memory means for changing the operating conditions of the primary and secondary sets of logic elements to designate each routine and, sequentially, each state thereof to be performed in making a selected calculation; 75

- output means for indicating the result of the selected calculation.
- 13. A calculator as in claim 12 wherein:
- said processing means is operable for performing some routines employing a common subroutine also having a different sequence of states; and
- said control means is responsive to an operating condition of the secondary set of logic elements designating a state in each of these routines, during which state a subroutinecalling instruction is to be executed, for setting the primary set of logic elements to an operating condition designating the common subroutine and for storing away a return code indicating a routine or subroutine and the next state to be performed therein upon completion of the common subroutine;
- said control means being operable upon completion of the common subroutine for decoding the stored return code to set the primary and secondary sets of logic elements to operating conditions designating a routine or subroutine and the next state to be performed therein by the processing means.
- 14. A calculator as in claim 13 wherein said control means stores the return code in the memory means and, upon completion of the common subroutine, reads the return code from the memory means and decodes it to set the primary and secondary sets of logic elements to operating conditions designating a routine or subroutine and the next state to be performed therein by the processing means.
- 15. A calculator as in claim 14 wherein the return code stored in the memory means and read therefrom is derived from the operating condition of at least a portion of the primary and secondary sets of logic elements.
- 16. A calculator as in claim 15 wherein the return code transfer means is connected between the second group of flip- 35 stored in the memory means and read therefrom is derived from the operating condition of the secondary set of logic elements.
 - 17. A calculator as in claim 12 wherein:
 - said memory means comprises a random access memory;
 - said control means includes first means for writing information into and reading information from the random access memory; and
 - said control means further includes second means responsive to an irregularly recurring operating condition of the secondary set of logic elements designating a state, during which a memory-access instruction is to be executed, for energizing the first means.
 - 18. A calculator as in claim 12 wherein:
 - said input means comprises a keyboard and a keyboard encoder for entering information into the calculator;
 - said memory means comprises a random access memory;
 - said output means comprises a digital display for displaying the result of the selected calculation.
 - 19. A calculator as in claim 12 wherein said processing and control means includes:
 - a plurality of normally "off" sources of power, each being provided for an associated different one of the different routines or instructions; and
 - a plurality of gates connected between the normally "off" sources of power and the primary or secondary sets of logic elements for turning "on" each normally "off" source of power when the routine or instruction associated therewith is designated by the operating condition of the primary or secondary set of logic elements.
 - 20. A calculator comprising:

input means for entering information into the calculator; memory means for storing information in the calculator;

- processing means for performing a plurality of different routines and for performing a different sequence of groups of one or more instructions during each of these routines;
- a primary set of logic elements for designating the different routines as they are to be performed by the processing means:

15

a secondary set of logic elements for sequentially designating the groups of one or more instructions as they are to be performed by the processing means during the routines designated by the primary set of logic elements;

said processing means including control means responsive 5 to the state of the processing means, the state of the primary and secondary logic elements, and information from the input or memory means for controlling the primary and secondary sets of logic elements to designate each routine and, sequentially, each group of one or more instructions to be performed during each routine in making a selected calculation; and

output means for indicating the result of the selected calculation.

21. A calculator as in claim 20 wherein:

said processing means is operable for performing some routines including a common subroutine; and

said control means is responsive to a subroutine-calling instruction designated by the secondary set of logic elements for controlling the primary set of logic elements to 20 designate the common subroutine and for storing away a return code indicating the next group of one or more instructions to be performed in a designated routine or subroutine upon completion of the common subroutine;

said control means being responsive to a subroutine-exiting 25 instruction designated by the secondary set of logic elements upon completion of the common subroutine for decoding the stored return code and thereby controlling the primary and secondary sets of logic elements to 30designate a routine or subroutine and the next group of one or more instructions to be performed therein by the processing means.

22. A calculator as in claim 21 wherein said control means stores the return code in the memory means and, upon 35 completion of the common subroutine, reads the return code from the secondary sets of logic elements to designate a routine or subroutine and the next group of one or more instructions to be performed therein by the processing means.

23. A calculator as in claim 22 wherein the return code 40 stored in the memory means and read therefrom comprises the state of at least a portion of the primary and secondary sets of logic elements.

24. A calculator as in claim 23 wherein the return code stored in the memory means and read therefrom comprises 45 the state of the secondary set of logic elements.

25. A calculator comprising:

input means for entering information into the calculator; memory means for storing information into the calculator;

each of which has a different sequence of states and some of which employ a common subroutine also having a different sequence of states, and for executing a plurality of different instructions, one or more of which are executed during one or more states of each routine or subroutine as 55 determined by each such state;

programming means for designating each routine or subroutine and, sequentially, each state thereof to be performed

by the processing means in making a selected calculation; said processing means including control means responsive to designation of a state, during which a subroutinecalling instruction is to be executed, for causing the programming means to designate the common subroutine and for storing away a return code indicating the next state of a routine or subroutine to be performed upon completion of the common subroutine;

said control means being operable, upon completion of the common subroutine, for decoding the stored return code and thereby causing the programming means to designate the next state of a routine or subroutine to be performed by the processing means; and

output means for indicating the result of the selected calculation.

26. A calculator as in claim 25 wherein said control means stores the return code in the memory means and, upon completion of the common subroutine, reads the return code from the memory means and decodes it for causing the programming means to designate the routine or subroutine and the next state thereof to be performed by the processing

27. A calculator comprising:

input means for entering information into the calculator; memory means for storing information in the calculator;

processing means for performing a plurality of different routines employing at least one common subroutine, each routine and subroutine having a different sequence of states, and for executing a plurality of different instructions, each instruction being executed during at least one state of at least one routine or subroutine;

said processing means including control means for designating each routine of subroutine and, sequentially, each state thereof to be performed by the processing means in making a selected calculation;

said control means being responsive to a common-subroutine-calling instruction for storing away a return code indicating the next state of a routine or subroutine to be performed upon completion of the called common subroutine:

said control means being operable upon completion of the called common subroutine for decoding the stored return code to designate the next state of a routine or subroutine to be performed by the processing means; and

output means for indicating the result of the selected calculation.

28. A calculator as in claim 27 wherein said control means stores the return code in the memory means and, upon completion of the called common subroutine, reads the return processing means for performing a of different routines, 50 code from the memory means and decodes it to designate the next state of a routine or subroutine to be performed by the processing means.

> 29. A calculator as in claim 28 wherein the return code stored in the memory means and read therefrom comprises a first plurality of bits and is decoded into a larger second plurality of bits to designate the next state of a routine or subroutine to be performed by the processing means.

60

65

70

Sheet 1 of 9

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. :

3,623,156

DATED

November 23, 1971

INVENTOR(S):

Thomas E. Osborne

It is certified that error appears in the above—identified patent and that said Letters Patent are hereby corrected as shown below:

Column 3, line 66, " 10^2 " should read -- 10^{23}) --; line 67, delete " 3)";

Column 4, at approximately line 26, "AND" should read -- ANS --;

Column 5, line 1, between "a" and "arithmetic" insert $-\div$ --; line 5, between "a" and "arithmetic" insert $-\div$ --; line 10, between "a" and "arithmetic" insert $-\div$ --; line 11, between "a" and "," insert $-\div$ --; line 16, between "a" and "," insert $-\div$ --; at approximately line 40, between "a" and "," insert $-\div$ --; line 46, between "is" and "," insert $-\div$ --; line 51, between "is" and "," insert $-\div$ --; line 63, between "a" and "arithmetic" insert $-\div$ --; line 71, after "the" (second occurrence) insert $-\div$ --; line 73, between "and" and "arithmetic" insert $-\div$ --;

Column 7, line 18, between "the" and "preceding" insert -- two --; at approximately line 47, "X, ," should read -- X, \div , --;

Column 9, at approximately line 42, between "quotient" and "ANS" insert -- -- ; line 55, "the see" should read -- see the --;

Sheet 2 of 9

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. :

3,623,156

DATED

November 23, 1971

INVENTOR(S):

Thomas E. Osborne

It is certified that error appears in the above—identified patent and that said Letters Patent are hereby corrected as shown below:

Column 10, line 14, between "The" and "subroutine" insert -- add --; line 31, "transitions," (first occurrence) should read -- 9 --;

Column 11, line 45, "8,4074" should read -- 8.4074 --;

Column 12, line 53, "THis" should read -- This --; line 54, "OF" should read -- of --;

Column 13, line 5, between "(WIA)" and "0" insert $-- \neq --$; line 6, "(WIA) $\neq 0$ " should read -- (WIA)=0 --; line 7, between "(TIA)" and "0" insert $-- \neq --$; line 8, "(TIA) $\neq 0$ " should read -- (TIA)=0 --; line 47, between "is" and "and" insert $-- \div --$;

Column 14, line 10, between "(WE₁)" and "0" insert $-- \neq --$;

Column 15, line 20, this table should read

FLIP FLOP ASSIGNMENTS AND PRIMARY USES

0 0 Primary Flip Flops (PFF), used to identify subroutines.

0 1

0 2 0 3

Secondary Flip Flops (SFF), used to identify states within subroutines.

(this table is continued on the next sheet)

Sheet 3 of 9

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. :

3,623,156

DATED

November 23, 1971

INVENTOR(S):

Thomas E. Osborne

It is certified that error appears in the above—identified patent and that said Letters Patent are hereby corrected as shown below:

2 0 2 1 2 2 2 3 2 4	Bit Flip Flops (BFF), used information into and out o	
3 0 3 1 3 2 3 3 4 3	Character Flip Flops (CFF) addresses in core memory.	, used to define character
4 0 4 1 4 2	Word Flip Flops (WFF), use in core memory.	d to define word addresses
5 0 5 1	Temporary Flip Flops (TFF) tion buffers such as for c	, used as temporary informa- arry bits during an add.
6 0 6 1 6 2 6 3	Memory Flip Flops (MFF), use cycling and to allow the taystem.	sed to determine core memory ester to be connected to the
	Column 15, lines 71-75 sho	uld read
	F10 = 1	F10 = 0
	$\begin{array}{c} D9 \longrightarrow Do \\ Eo \longrightarrow E1 \end{array}$	$\begin{array}{c} Do \longrightarrow E1 \\ E1 \longrightarrow Do \\ D9 \longrightarrow Eo \\ Eo \longrightarrow D9 \end{array}$

Sheet 4 of 9

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. :

3,623,156

DATED

November 23, 1971

INVENTOR(S):

Thomas E. Osborne

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Column 16, line 32, between "(1, 0, 0)" and "F33"

Column 17, line 10, "YMTM" should read -- YWTM --;

Column 19, at approximately line 31, "EL" should read -- E1 --; at approximately line 32, "FS" should read -- ES --; line 55, "8-4-21" should read -- 8-4-2-1 --;

Column 20, line 27, "IKBF;" should read -- IKBF and --; line 69, deleté "IKBF=YGATE";

Column 21, at approximately line 23, "Wherein" should read -- Where in --;

Columns 21-22, under the heading "LOGICAL EQUATIONS -INSTRUCTIONS", the right-hand column should be deleted and incorporated into the left-hand column as follows:

lines 1-19 in the right-hand column should be inserted after line 20 (J10=*) of the left-hand column;

(2) lines 20-45 in the right-hand column should be inserted after line 40 (end of IDCF) of the left-hand column;
(3) lines 46-68 in the right-hand column should be

inserted after line 67 (end of IICF) of the left-hand column;

(4) lines 69-97 in the right-hand column should be

inserted after line 94 (K13=G1021) of the left-hand column; (5) lines 98-109 in the right-hand column should be inserted after line 105 (J13=*) of the left-hand column;

Sheet 5 of 9

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. :

3,623,156

DATED

November 23, 1971

INVENTOR(S):

Thomas E. Osborne

It is certified that error appears in the above—identified patent and that said Letters Patent are hereby corrected as shown below:

Column 22, under the heading "LOGICAL EQUATIONS - SUBROUTINE ACCUMULATE - S0000 - FIG. 13", line 9 of the left-hand column, "K12=G1102·F41" should read -- K12=G1102·F41·YMSD --: line 15 of the left-hand column, "K2=G2010·F50" should read -- K23=G2010·F50 --; line 1 of the right-hand column, "F11=G2220·YBFZ" should read -- J11=G2220·YBFZ --; line 20 of the right-hand column, "=*" should read -- ISTO=* --; under the above-mentioned heading, the right-hand column should be deleted and incorporated into the left-hand column as follows:

(1) lines 1-14 in the right-hand column should be inserted after line 14 (K10=G0012) of the left-hand column;

(2) lines 15-24 in the right-hand column should be inserted after line 23 (K24=G0112) of the left-hand column;

Column 23, under the heading "LOGICAL EQUATIONS - SUBROUTINE MULTIPLY - S0001 - FIG. 14", line 10 of the left-hand column, "IICF=G111·F40" should read -- IICF=G111·F40 --; line 18 of the left-hand column, delete "K24=G0210·F50"; after line 17 of the right-hand column (IKBF=G0210), insert -- K24=G0210·F50 --; under the above-mentioned heading, the right-hand column should be deleted and incorporated into the left-hand column as follows:

(1) lines 1-16 in the right-hand column should be inserted after line 16 (K13=G1020·YBFZ) of the left-hand column:

(2) lines 17-24 of the right-hand column should be inserted after line 24 (J51=G2001) of the left-hand column;

Column 23, under the heading "LOGICAL EQUATIONS - SUBROUTINE SUM - S0010 - FIG. 15", line 5 in the right-hand column (J43=G0100) should be directly in line with the other items in this column;

Sheet 6 of 9

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. :

3,623,156

DATED

November 23, 1971

INVENTOR(S):

Thomas E. Osborne

It is certified that error appears in the above—identified patent and that said Letters Patent are hereby corrected as shown below:

Column 23, under the heading "LOGICAL EQUATIONS - SUBROUTINE ADD - SO011 - FIG. 16", line 16 of the left-hand column, "TDCF=G1211" should read -- IDCF=G1211 --; line 10 of the right-hand column, "K51=G1102·YBEN" should read -- K51=G1102·YBFN --;

Column 24, under the heading "LOGICAL EQUATIONS - SUBROUTINE NORMALIZE - S0100 - FIG. 17", line 9 of the left-hand column, "K11=G0220·YBEN" should read -- K11=G0220·YBFN --; line 3 of the right-hand column, "K12=" should read -- K12=G2110 --; lines 23-24 of the right-hand column should be directly in line with the other items in this column and should read -- (end of S0100) --; under the above-mentioned heading, the right-hand column should be deleted and incorporated into the left-hand column as follows:

(1) lines 1-5 of the right-hand column should be inserted after line 6 (K13=G2110·YBFZ) of the left-hand column;

(2) lines 6-24 in the right-hand column should be inserted after line 22 (J41=G0022) of the left-hand column;

Column 24, under the heading "LOGICAL EQUATIONS - SUBROUTINE SHIFT - S0101 - FIG. 18", line 19 of the left-hand column, "J43=G12002·YMSD" should read -- J43=G1201·YMSD --; line 7 of the right-hand column, "IKBE=G0002" should read -- IKBF=G0002 --; under the above-mentioned heading, the right-hand column should be deleted and incorporated into the left-hand column as follows:

(1) lines 1-5 in the right-hand column should be inserted after line 6 (J12=G0002) of the left-hand column;

(2) lines 6-14 of the right-hand column should be inserted after line 20 (J43=G0210·YMSD·F51) of the left-hand column;

Sheet 7 of 9

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. :

3,623,156

DATED

November 23, 1971

INVENTOR(S):

Thomas E. Osborne

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Columns 24-25, under the heading "LOGICAL EQUATIONS -SUBROUTINE COMPLEMENT & EXPONENT UPDATE - S0110 - FIGS. 19 & 20", the right-hand column should be deleted and incorporated into the left-hand column as follows:
(1) lines 1-10 of the right-hand column should be

inserted after line 11 (K10=G1002) of the left-hand column;

(2) lines 11-18 in the right-hand column should be inserted after line 19 (IRDR=G1022) of the left-hand column;

Column 25, delete the heading "LOGICAL EQUATIONS - SUBROUTINE ENTER DIGIT - S1001 - FIG. 22" (first occurrence);

Column 25, under the heading "LOGICAL EQUATIONS - SUBROUTINE ENTER DIGIT - S1001 - FIG. 22", the right-hand column should be deleted and incorporated into the left-hand column as follows:

(1) lines 1-22 of the right-hand column should be inserted after line 23 (IDCF=G2220) of the left-hand column;

(2) lines 23-27 of the right-hand column should be inserted after line 29 (IRDR=G1220) of the left-hand column;

Column 26, under the heading "LOGICAL EQUATIONS - SUBROUTINE DISPLAY - S1011 - FIG. 23", line 19 of the left-hand column, "IC40=G0122" should read -- IC40=G0112 --; under the above-mentioned heading, the right-hand column should be deleted and incorporated into the left-hand column as follows:

(1) lines 1-18 of the right-hand column should be inserted after line 20 (IDBF=G1120·E23) of the left-hand column;

(2) lines 19-23 of the right-hand column should be inserted after line 26 (IRDR=G0200) of the left-hand column;

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. :

3,623,156

DATED

November 23, 1971

INVENTOR(S):

Thomas E. Osborne

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

Column 26, under the heading "LOGICAL EQUATIONS -SUBROUTINE DETÉRMINE ARITHMETIC OPERATOR - S1100 - FIG. 24", line 18 of the right-hand column, "K03=G1101" should read -- K03=G1001 --; under the above-mentioned heading, the right-hand column should be deleted and incorporated into the left-hand column as follows:

(1) lines 1-18 of the right-hand column should be

inserted after line 19 (IKBF=G1120) of the left-hand column; (2) lines 19-20 of the right-hand column should be inserted after line 22 (K50=G2011·F23) of the left-hand column:

Columns 26-27, under the heading "LOGICAL EQUATIONS - SUBROUTINE STATE OF MACHINE - S1101 - FIG. 25", the right-hand column should be deleted and incorporated into the left-hand column as follows:

(1) lines 1-17 in the right-hand column should be inserted after line 23 (J41=G1002) of the left-hand column;

Column 28, line 64, "sion)" should read -- sion.) --; line 67, "1)" should read -- 1.) --;

Column 29, line 17, "amplifier" should read -- amplifiers --; line 70, "Transfer" should read -- TRANSFER --;

Column 30, line 47, "MEMO" should read -- MEM 0 --; line 48, "MEM1" should read MEM 1 --; line 51, "(SFF)" should read -- CFF --; line 65, "instruction" (second occurrence) should read -- instructions --;

Column 31, line 31, "-volts" should read -- -15 --; line 56, "IDRR" should read -- IDDR --;

Sheet 9 of 9

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. :

3,623,156

DATED

November 23, 1971

INVENTOR(S):

Thomas E. Osborne

It is certified that error appears in the above—identified patent and that said Letters Patent are hereby corrected as shown below:

Column 32, line 13, after "current" insert -- I_c --; line 29, "flow" should read -- flows --;

Column 33, line 2, "i_{LAVE}" should read -- i_{lAVE} --; at approximately line 60, "EP" should read -- Ep --;

Column 34, line 40, "NQ20f" should read -- NQ20 --; line 42, after "NQ24" delete "to";

Column 37, line 64, after "logic" insert -- elements having a plurality of --;

Column 39, at approximately line 37, between "the" and "secondary" insert -- memory means and decodes it for controlling the primary and --; line 49, "into" should read -- in --; line 50, between "a" and "of" insert -- plurality --.

Signed and Sealed this

Sixth Day of July 1976

(SEAL)

Attest:

RUTH C. MASON Attesting Officer

C. MARSHALL DANN
Commissioner of Patents and Trademarks